Zilog

Features

50ns instruction cycle
16-bit multiply/accumulator
24-bit accumulator
512-Word RAM
8K DSP OTP/ROM
4-channel 8-bit ADC
3 counter/timers
Up to 40 I/O lines
PLL-driven clock
Smart power-saver modes

Related Links
• Documentation	• Samples

View Next MPN >>

Parts

Part Number

Package

Status

Part Number

Package

Status

The Sample Center is managed separately

from Zilog's Customer Support services,

and therefore requires a separate login.

Acknowledged! Take me to the Sample Center.

Disable this pop-up in the future.