

HIGH PERFORMANCE PC COMMUNICATION PORT USING THE Z182

o meet the demands of high speed communications on the Information Superhighway, Zilog's Z182-based PC Communication Port "COMPORT.S[™]" software code provides the user with increased data buffering capabilities for faster communication between PCs and modems.

INTRODUCTION

With the advent of the Information Superhighway, users will be able to access information quickly and easily by means of PC/Modem communications. However, user-friendly operating systems, capable of processing large amounts of data, become so performance intensive that data communication becomes a bottleneck. Although there have been many advances in modem and PC design, a satisfactory solution to the PC/modem communication bottleneck has not been found.

The PC/Modem communication bottleneck is caused by the PC standard serial cards used to connect to the modems. Conventional serial cards were designed to handle heavy traffic at only a sustained rate of 57.6 Kbps. This factor, combined with limited CPU bandwidth (due to complex operating systems), means users cannot take full advantage of the high throughput that today's modems can accommodate.

PC Week's labs (July 1992) analyzed the serial card bottleneck issue and their tests showed that a standard serial card could not reliably sustain data transfer over 19.2 Kbps. However, when using a 16550 UART loaded serial card, the user could expect 57.6 Kbps of reliable, sustained data transfer. This is great for V.32bis, but what about V.FAST and beyond?

Serial Port Limitations

If you look at a PC Standard Serial Card, you will find a 8250 or 16450 UART as well as RS-232 line drivers. The UART is the heart of the PC Serial Card, converting serial data from an external modem to parallel data which the PC can understand. The UART also converts the PC's parallel data to serial so the modem can understand it. Figure 1 shows a simplified Block Diagram of a single standard serial port.

The conventional PC Serial Card is not intelligent; in other words, it is completely dependent on the PC to manage data flow. The biggest drawback of a conventional PC serial card lies in its data handling.

The 16450 UART has a single receive shift register and receive buffer. When a byte of data fills the Receive Buffer, it requests an interrupt from the PC. Can a CPU respond

quickly to interrupts in a multi-tasking system? The answer in most cases is no.

Complex operating systems need to provide a high level of internal bookkeeping to support interrupts in a complex task switching environment. As the operating system becomes more complex, the interrupt response time becomes extended.

If the PC does not read the data in the receive buffer, the recently assembled receive data cannot get shifted into the single receive buffer. When this happens, the next byte of incoming serial data will basically overwrite or "overrun" the byte that was not shifted into the receive buffer. Figure 2 describes the receive logic of a 16450 UART and an example of an overrun condition.

Serial Port Limitations (Continued)





Receiver Overrun occurs if the PC does not read DATA1 in time to prevent DATA 2, held in the Receive shift register, from being overwritten by DATA3 (Figure 2). When this condition occurs, the DATA2 information is completely lost. When receiving an executable file, the loss of one byte renders the whole file "non-executable" and worthless. Unless using high level error correcting protocols like ZMODEM, Overrun conditions become fatal to data communications. Even with the high level error correcting protocols handled by the PC, the number of errors and resends may cause the file transfer to slow to a snail's pace or completely abort.

The 16550 UART, offered on higher-end PC serial cards, has a 16 byte deep receive buffer FIFO, which provides

some level of overrun immunity. In order to get full throughput from V.32bis external modems, modem manufacturers recommend the use of a 16550 loaded PC serial card. However, when moving to V.FAST, even the 16550 experiences overrun errors.

In order to prevent these overruns from occurring, it is evident that increased FIFO as well as an advanced data transfer technique is required for high speed modem communications. Many modem OEMs have defined innovative methods of allowing high speed modem communications such as use of the parallel Centronics Printer Port. An alternate solution is to use intelligent communication cards to combat the Com Port bottleneck.



Figure 2. 16450 Overrun Condition

Z182 Intelligent Communication Port

Figure 3 illustrates the Z182-based Intelligent Com Port. Note that extra memory is used to provide a large data buffering area. The dual ASCI serial channels and bit I/O can be used for auxiliary features and RS-232 handshaking. The Ring Indicate and Data Set Ready inputs can be accommodated by the bit I/O since they are not supported in the ESCC cell. Appendix B shows a schematic of a single port Z182 intelligent communication card. The majority of PC serial cards sold offer two serial ports. A secondary low-speed port (usually used for mouse) could be added by means of an inexpensive 8250 UART and a second set of RS-232 drivers.



Figure 3. Z182-Based Intelligent Communication Card Block Diagram

Z182 Datacom Controller

The Z182 is ideally suited for PC communication cards as well as modems. The Z182 is a highly integrated, fully static, intelligent peripheral controller with the following features:

- The integrated 16550 MIMIC allows easy connection to the IBM PC BUS. To ensure PC Communication software compatibility, the MIMIC has the same register set as a 16550 UART.
- The ESCC cell is an enhanced industry-standard SCC. The ESCC features a 4-byte transmit FIFO and an 8-byte Receive FIFO. Multiple Protocol support allows the intelligent serial card to support synchronous protocols like X.25 as well as standard Asynchronous mode.
- There are 16 lines of general purpose I/O active during MIMIC usage. The I/O can be utilized to support extended handshaking, status LEDs, auxiliary PC I/O, etc.

- High Performance 33 MHz operation provides enough power for even the most demanding application. Although 16 MHz should provide more than enough bandwidth for a Com Port application, there is more bandwidth readily available for extra functionality/ features.
- Compact 100-pin QFP/VQFP packaging conserves space without sacrificing functionality.
- Low Power/Low Noise features are ideal for "GREEN PCs" and less demanding qualifications.

Figure 4 shows the block diagram of the Z80182. The high performance Static 180 core can intelligently buffer modem data as well as manage high-end communication port features (i.e. automatic flow control, protocol conversion, etc.). The 16550 MIMIC provides direct connection to the PC bus while the ESCC is used for serial data transfer to or from the modem.

Z182 Datacom Controller (Continued)



Figure 4. Z80182 Block Diagram

Z182 Intelligent COMPORT.S Software Code

The Z8018200ZCO board is designed to be a PC plug-in development card. It provides all hardware necessary to interface a PC to a modern without additional circuitry. The COMPORT.S code is written for the Z8018200ZCO's debug monitor. The ROM resident debug monitor can interface with the PC and upload assembled hex code into the evaluation board's RAM area and execute code from RAM.

The Z182 COMPORT.S code (Appendix A) is fully functional and has been tested to interface with external modems at a fixed 57.6 Kbps serial rate. As the code is in "core" form, many enhancements can be added to improve the board's functionality. However, the Z182 COMPORT.S code "as is" provides 1.5K bytes of transmit data buffering and 8K bytes of receive data buffering.

Receive buffering is important to avoid the Receiver Overrun problem and increase immunity to errors related to this condition. The Transmit buffer size is not as critical, but be aware that a large Transmit Buffer may cause problems. For example, if the Modem sends an XOFF to the PC, the transmitter needs to stop sending data to the modem. If the transmit buffer is large and full of data, the PC will not be able to prevent the contents of the large buffer from overflowing the modem's memory. This can be avoided by incorporating an automatic XON/XOFF support in the Z182 intelligent communication card. When an XOFF is detected by the Z182, it will automatically disable the MIMIC THR and ESCC Tx interrupts until an XON is detected.

COMPORT.S code was written around the ECHO182.S code and is functional with all current revisions of the Z182. The description of ECHO182.S can be found in Zilog Application Note "Z182 Programming the MIMIC Autoecho EchoZ182 Sample Code." In creating COMPORT.S code, the ECHO 182.S code core program was improved by adding an ESCC. Initialization and MIMIC Interrupt service routines are the same as that of ECHO182.S code. The only difference is the incorporation of two buffer areas instead of one. There is a separate buffer area for Receive and Transmit data. Registers D, E, H, and L are used for buffer pointers. The alternate register set is useful to allow each buffer to have its own set of complete registers.

ESCC Ch.A is programmed for 57.6 Kbps asynchronous data, 8-N-1 (8 bits, No parity, 1 stop). Most external modems should not have problems autobauding to this popular data rate/format. In addition to the ECHO182.S code there are two additional interrupt service routines labelled Txirq and Rxirq.

Txirq's task is to take data from the transmit data buffer and send it out serially via the ESCC Ch.A. Figure 5 describes the flow of this routine. When enabling the ESCC's transmit interrupt, the ESCC will only request an interrupt upon the transmitter BECOMING empty. Therefore, the main loop of COMPORT.S will serve to manually "KICK" the first character out of the ESCC transmitter. All remaining characters will be transferred by interrupts until the transmit memory buffer is empty. The Rxirq service routine serves to load ESCC Rx data into the Rx memory buffer. A loop is provided to continue reading the ESCC until the Receiver is completely empty, reducing the possibility of receive overruns. Note that the Rxirq routine also enables RBR interrupts of the MIMIC. Figure 6 describes the flow of this routine.







Figure 6. Rx Irq Interrupt Service Routine

Suggested Z182 COMPORT.S Code Enhancements

As discussed earlier, COMPORT.S code is the core module of a full featured communication port code. In order to have a complete Z182 com card, the following enhancements can be added to the code:

- Complete RS-232 Handshaking Support. Handshaking Signals RTS, CTS, DTR, DCD interface between ESCC and MIMIC can be added. In addition, Ring Indicate and Data Set Ready inputs can be accommodated by bit I/O.
- Variable Data Rate/Framing Capability. PC software programs the MIMIC's divisor latch for different baud rates. The Z180 could read these values and program the ESCC to reflect the PC selected baud rates. The PC can also choose different framing schemes (i.e., 7 bits, even parity, 2 stop) by programming the MIMIC. Z180 could read the framing and program the ESCC accordingly.
- Burn Code into EPROM. The COMPORT.S code is designed to become RAM loaded at logical address 0D400h. This can be transposed to ROM area by modifying ORG xxxxxh commands, defining a stack location, and modifying the i register to point at the transposed interrupt table location.
- Maximum Utilization of ESCC/MIMIC FIFOs to Minimize Effects of Interrupt Latency Time. The MIMICs RBR FIFO is 16 bytes deep. When the MIMIC's FIFO is enabled by the PC, the RBR can be filled with 16 bytes of data at once. A software register can be maintained to tally the fill level of the MIMIC's RBR FIFO to prevent overrun yet keep the MIMIC RBR filled. The same method can be used to keep the ESCC's 4-byte transmit FIFO filled with data. The Z182 DMAs could also be used to replace MIMIC THR and ESCC Rx interrupts.

Many other features can be added beyond what is required in a modem serial port. These extra features can be

used to support "supercharged" modems (proprietary protocols and compression schemes) that are capable of transferring data above 115.2 Kbps. There are many other possible applications beyond modems that can utilize the following Z182 com card features:

- Synchronous Protocol Support. Async to Sync conversion to X.25, SDLC, Bisync
- 115.2 Kbps+ Asynchronous Support. This feature can be used in proprietary analog modem designs that have greater than 4x compression using a 28.8 Kbps V.34 type connection. This can also be useful in digital modems that use compression schemes.
- Intelligent XON/XOFF. The PC no longer needs to manage XON/XOFF flow control. This can be useful to provide transparent data caching/serving with large memory-buffering areas.
- Multiple Source Com Port Multiplexer. PC Com Port drivers can be written to enable multiple input devices to be multiplexed onto a single Com Port and demultiplexed by the PC HOST software. This will allow many input devices to be used simultaneously (joysticks, midi, mice, pedals, etc.) while remaining plugged into a single card.
- PC I/O Controller. With 16 usable I/O lines on the Z80182 after using MIMIC, the lines can be used to control lights, mechanical devices, as well as analyze input from sensors. All special features can be selected by using the scratch register or upper bits of divisor latch as these are not commonly used in PC Communication Programs.

Overall, the COMPORT.S code is an excellent starting point for any application requiring communication between an outside device and a PC. Simple modifications to this code can be made to provide a full featured, intelligent Com Port with many additional enhancements.

APPENDIX A

.*****	*****	*****	****
, ; COMPORT.S ; This program ; high performa	written by E uses the Z18 ance commu	Del Miranda, Zilog, In 32 Mimic Cell to act nication port for the	nc. as a buffered PC.
sccc: sccd: ascii_lf: ascii_cr:equ null:	equ equ 00dh equ org di im 2 Id a,	0e0h 0e1h 00ah 00h 0d400h 0d8h	;setup int vector location
init0: Id	ld i,a ld a,(hl)	hl,inittab	;at d8xxh
initte la .	cp Offh jr Id inc otim jr init0	z,initend c,a hl	;initialization ;goes to initialization table ;IO address first-data second ;until ffh is given as address
Inittad:	db ccr		; /1 clock
	db 80h db itc db 00h		;disable interrupts first
	db icr		;standard IO mapping
	db dcntl db 50b		;dma control - unnecessary
	db rcr db 3ch		;refresh control - unneccessary
	db omcr db 3fb		;no Z80 ext peripherals, dont care
	db itc db 01h		;enable interrupts now
	db pinmux db 00h		;use /mreq for memory access
	db syscr db 17h		;multiplex mimic, int vectors exported
	db romend db 0ch db ramstart db 0dh db ramend db 0fh	t	;setup rom/ram boundries ; ROM from 0000h to 0cfffh ; RAM from d000h to ffffh
	db cntla0 db 64h db cntlb0 db 22h		;set up async port for 9600 baud ;given a 18.432MHz xtal in /1 mode
	db stat0		;disable asci interrupts

db 00h	
db stat1	
db 00h	
db cntr	;disable csio ints
db 0fh	
db tcr	;disable timer ints
db 00h	
db dstat	;disable dma ints
db 32h	
db il	;set il=000
db UUh	
; All Ale That ERO Will Little ITE PRO FROM FOR	for MIMIC timers ^^^^
; MIMIC TIMERS WILL UTILIZE BRG FROM ESC	
; THE CLOCK PULSE WILL BE PROGRAMMED	FOR /IRXCB OUIPUI.
	;reset ESCC
db U9n	
db occhant	
db sochart	
db SCCDCIII	
db seebent	timor low
db Och	,umer iow
db seebent	
db 09eb	
db seebent	·timer high
db 0db	,unior nigh
db seebent	
db 00h	
db sccbcnt	output baud rate to /TRxC
db Obh	:MIMIC reads this pin for timers
db sccbcnt	,
db 06h	
db sccbcnt	;baud rate generator enable
db 0eh	-
db sccbcnt	
db 03h	
db sccbcnt	;disable interrupts
db 09h	
db sccbcnt	
db 00h	
db sccacnt	;disable interrupts
db 09h	
db sccacnt	
db 00h	
db Otth	

initend:			
	ld	a,09h	;reset
	out0	(sccc),a	
	ld	a,10000000b	
	out0	(sccc),a	
ld	a,01h		;no interrupt for recieve
out0	(sccc).a		
ld	a.00h		
outO	(sccc)a		
Id	a 02h		
	(sccc) a		
Id	(3000),a		
			:00 int voctor low
	(SCCC),a		
	(SCCC),a	b	O bite per cher
	a, 11000001	D	;8 bits per char
outu	(sccc),a		
	a,04n		
outu	(sccc),a		
ld	a,01000100	b	;1 stop , no parity
outO	(sccc),a		
ld	a,05h		
out0	(sccc),a		
ld	a,01100000	b	;8 bits on transmit
out0	(sccc),a		
ld	a,09h		
out0	(sccc),a		
ld	a,00h		
out0	(sccc),a		
ld	a,0ah		
outO	(sccc),a		
ld	a,0000000	b	
out0	(sccc),a		
ld	a,0bh		
out0	(sccc),a		
ld	a,01010010	b	
out0	(sccc),a		;baud rate generator
			;used for rx and tx clock ld
	a,0ch		
out0	(sccc),a		
ld	a,08h		;0008h is time constant for
out0	(sccc).a		;57.6K at 18.432MHz
ld	a.0dh		,
out0	(sccc).a		
ld	a.00h		
outO	(sccc) a		
Id	a 0eh		
out0	(sccc) a		
Id	a 00000010	h	·baud gen input
outO	(sccc) a	~	,
Id	a 0eh		
outO	(sccc) a		
Id	a 0000011	h	baud rate enable
	(sccc) a	\sim	
Id	, 3000 <i>)</i> ,a a 05h		
	u,0011		

out0 Id out0	(sccc),a a,01101 (sccc),a	000b	;enable transmit
	ld out0 ld	a,10h (sccc),a a,01h (sccc) a	;enable status
	Id out0 Id	a,11010000b (sccc),a a,09h (sccc) a	;int when rx buff full
	Id out0 Id out0	a,00001001b (sccc),a a,38h (sccc) a	;main int enable
;			ATION
,	ld hl,0da ld de,0d	a00h a00h	;transmit buffer locations ;0da00-0dfffh 1.5Kbyte ;hl=mimicthrpointer :de=escctxpointer
	exx		
	ld hl 0e0)00h	
ld de,0e000h exx		000h	;receive buffer locations ;0e000-0ffffh 8.0Kbyte ;hl'=esccrxpointer
	ld a,05h out0 (mr ld a 00h	ncr),a	;de'=mimicrbrpointer ;disable mimic timers, INT mode 2 ;out 2 mode for HINTR line
	out0 (ive	ec).a	int vector of 070xh. x changes
	Id a,80h out0 (ius	sip),a	;according to int condition ;reset highest MIMIC int under service
	out0 (0e out0 (0e	ah),a bh).a	;setup RBR & THR FIFO timeouts
	ld a,0ah out0 (0fa out0 (0fb	ah),a bh),a	;setup RBR&THR serial emulation timers
	ld a,0ffh out0 (ms ld a,020 out0 (fcr	sr),a h),a	;Modem Status Register set RI,DCD,CTS ;these can be varied upon hardware ;enable RBR timeout, 1 byte THR trigger level
.*********** ,	*****	******	***********

;Note: although setting a 1 byte THR interrupt trigger level means more ;interrupts for the Z182, some (if not all) 16550 PC code will not ;put more data in the THR buffer unless the THRE bit is set (transmit ;buffer is empty). Setting the THR interrupt trigger level to 4,8, or ;14 bytes is suggested for proprietary designs where the application ;does not need to remain compatible to third party comms software. ;For use in modems a THR interrupt trigger level of 1 is suggested.

	ld a,40h ld a,0c5h out0 (mmcr),a	;set TEMT bit, PC software often reads this out0 (lsr),a ;enable mimic timers, INT mode 2 ;out 2 mode for HINTR line. Note ;that timers values are not changed ;while timer is running.
	ld a,0c0h out0 (mimie),a	enable MIMIC THR interrupts
, loop:	ei ld a,80h out0 (iusip),a ld a,38h out0 (sccc),a	;constant looping, program root ;enable interrupts ;reset MIMIC and ESCC IUS
	ld a,e or a ir nz loop	;poll to check if there is data ;in transmit FIFO
	jr nz,loop ld a,l or a jr z,loop di call Txirq jp loop	;if there is data to send ;disable interrupts and force it out ;of ESCC ch.A
.************ ,	*****	*****************************
; , .************	INTERRUPT SER	
, rbrirq: ;INT ROUTIN ;OCCURS WI	E FOR RBR INTERR HEN RBR IS EMPTY exx	UPTS
okay:	ld a,l cp e jr z,out inc de	;compare buffer pointer ;if hl'=de', then get out ;this means buffer is empty
	ld a,(de) out0 (rbr),a ld a,80h out0 (iusip),a exx ei ret	;else, output data to RBR ;reset highest ius
out:	ld a,h cp d	;return to loop if not really ;empty
	jr nz,окау ld hl,0e000h ld de,0e000h exx	;if buffer is empty then ;reset buffer pointers
	ld a,0c0h out0 (mimie),a ld a,80h out0 (iusip),a	;disable RBR interrupts ;otherwise RBR will always interrupt ;reset highest ius
	ret	;return to loop

.**************	*****	*****	
, , ,*********************************	INTERRUPT SERVICE ROUTINE - FIFOTHR		
, ;INT ROUTINE I ;READS ALL DA fifothr:	FOR THR FIFO INTERRUPTS ATA IN FIFO UNTIL EMPTY		
	inc hl in0 a,(thr) Id (hl).a	;increment pointer ;write THR data to buffer	
	inO a,(Isr) bit 5,a jr nz,notempt2	;check to see if THR FIFO is empty ;if not empty go back to fifothr	
notempt2:	jr fifothr	;else force TEMT bit	
	out0 (lsr),a ld a,0c0h out0 (mimie) a	;enable THR ints	
	Id a,01h out0 (sccc),a Id a 0d2h	;enable ESCC Rx&Tx Interrupts	
	out0 (sccc),a ld a,80h out0 (iusip),a	;reset highest MIMIC int under service	
.*****	ret	;return to loop	
;UNEXPLAINED ;REV C Z182 M LOWER VECTC) INTERRUPT HANDLERS WORK IMIC MAY GIVE 00H FOR PR, RESET IUS IN THIS CASE	(AROUND	
uknirq:	ld a,80h out0 (iusip),a ei	;workaround - dummy service routine	
ret ;************************************	ESCC CH.A DTE INTERRUPTS	**********	
Txirq: txchk: Id a,I	ср е	;compare buffer pointer ;check if buffer empty	
okay1: inc de	jr z,out1 Id a,(de) out0 (sccd) a	;if so goto out1 ;otherwise transmit data from ;buffer	
	ld a,38h out0 (sccc),a ei	;reset escc ius	
out1:	ret Id a,h cp d	;return to loop ;if buffer is not really empty	
	ld hl, 0da00h	;if tx buffer is empty, reset	

	ld de, 0da00h Id a,80h	;pointers and disable tx int ;reset highest ius for mimic
	out0 (iusip),a	aliantata ang Tarintanya
	Id a,UIn	; alsable escc TX Interrupting
	Id a.0d0h	, or 1X mit will keep interrupting
	out0 (sccc),a	
	ld a,38h	;reset highest ius for escc
	out0 (sccc),a	
	ei	
.*****		;return to loop
; ; ESCC CH.A	Receive Interrupt Service Routin	le
nxirq.	exx	
readit:	0,00	
	inc hl	;load received data into Rx buffer
	in0 a,(sccd)	
	ld (hl),a	
	INU a,(SCCC)	;check if there is more data to read
	DIL U,A ir pz readit	, II SO, read & load It
	Id a $0d0h$	enable mimic RBR interrupts
	out0 (mimie),a	
	ld a,80h	;reset highest mimic ius
	out0 (iusip),a	
	ld a,38h	;reset highest escc ius
	out0 (sccc),a	
	exx	
	ei rot	
.*************		BI E***************************
,	ora 0d800h	
	dw uknirg	;workaround, for NOINT vector
	dw uknirg	
	dw uknirq	
	dw uknirq	
	dw uknirq	
	dw rbrirq	;table entry for rbr empty interrupt
	dw fifothr	;table entry for timeout - disabled dw fifothr
	dwuknira	, table entry for this has data interrupt ow ukriirq
	dw ukning	
	dw uknira	
	dw Txira	
	dw uknirg	
	dw Rxirq	
	dw uknirg	

, * 5''''''''''''''''''''''''''''''''''''				
, ;* File name - 182macro.lib ;* ;* Macro libraly for Z180 new instructions for asm800 ;*				
;* 1/26/89 Jim Nobugaki ;*				
;* revised 7/14/92 Del Miranda ;*				
, :7180 System Control Begisters				
·ASCI Bagistors				
cotla0: ASCI Cont Reg & Ch0				
contrat: ogu 01h ASCI Cont Rog A Ch1				
continuit. equi 011 , ASCI Cont Reg B Ch0				
optibility on a contract of the second optibility on the second optibility of the second optibility optibility optibility of the second optibility optility optibility optibility optibility optility optibility				
stat0: ogu 0/b · ASCI Stat Rog Ch0				
statu ogu 05b				
tdr0: ogu 06b ASCI Ty Data Pog Ch0				
tdr1: ogu 07h ASCI TX Data Reg Chu				
rdr0: equ 0/11 , ASCI IX Data Reg 011				
rdirl: equ 00h ; ASCI RX Data Reg Ch0				
rdri: equ U9n ; ASCI RX Data Reg Uni				
;USI/U Registers				
cntr: equ Uan ; CSI/O Cont Reg				
trar: equ upn ; CSI/O I X/RX Data Reg				
; I imer Registers				
tmdrUI: equ Uch ; Timer Data Reg ChU-low				
tmdr0h: equ 0dh ; Timer Data Reg Ch0-high				
rldr0l: equ 0eh ; Timer Reload Reg Ch0-lov	V.			
rldr0h: equ 0th ; Timer Reload Reg Ch0-hig	gh			
tcr: equ 10h ; Timer Cont Reg				
tmdr11: equ 14h ; Timer Data reg Ch1-low				
tmdr1h: equ 15h ; Timer Data Reg Ch1-high				
rldr11: equ 16h ; Timer Reload Reg Ch1-lov	V			
rldr1h: equ 17h ; Timer Reload Reg Ch1-hig	gh			
frc: equ 18h ; Free Running Counter				
;CPU Control Registers (Only for Z8S180)				
ccr: equ 1fh ; CPU Control Reg.				
;DMA Registers				
sar0l: equ 20h ; DMA Source Addr Reg Cł	n0-low			
sar0h: equ 21h ; DMA Source Addr Reg Cl	n0-high			
sar0b: equ 22h ; DMA Source Addr Reg Cl	10-b			
dar0l: equ 23h ; DMA Dist Addr Reg Ch0-l	OW			
dar0h: equ 24h ; DMA Dist Addr Reg Ch0-ł	nigh			
dar0b: equ 25h ; DMA Dist Addr Reg Ch0-l	3			
bcr0l: equ 26h ; DMA Byte Count Reg Ch0	-low			
bcr0h: equ 27h ; DMA Byte Count Reg Ch0	-high			
mar11: equ 28h ; DMA Memory Addr Reg C	h1-low			
mar1h: equ 29h ; DMA Memory Addr Reg C	h1-high			
mar1b: equ 2ah ; DMA Memory Addr Reg C	h1-b			
iar11: equ 2bh ; DMA I/O Addr Reg Ch1-ld	W			
iar1h: equ 2ch ; DMA I/O Addr Reg Ch1-h	gh			
bcr1l: equ 2eh ; DMA Byte Count Reg Ch1	-low			
bcr1h: equ 2fh ; DMA Byte Count Reg Ch1	-high			
dstat: equ 30h ; DMA Stat Reg	č			
dmode: equ 31h ; DMA Mode Reg				

HIGH PERFORMANCE PC COMMUNICATION PORT USING THE Z182 MICROCONTROLLER

dcntl:	equ	32h	; DMA/WAIT Control Reg
;System Contr	ol Registers		
il:	equ	33h	; INT Vector Low Reg
itc:	equ	34h	; INT/TRAP Cont Reg
rcr:	equ	36h	; Refresh Cont Reg
cbr:	equ	38h	; MMU Common Base Reg
bbr:	equ	39h	; MMU Bank Base Reg
cbar:	equ	3ah	; MMU Common/Bank Area Reg
omcr:	equ	3eh	; Operation Mode Control Reg
icr:	equ	3fh	; I/O Control Reg
pinmux:	equ	0dfh	Interrupt edge/pin mux register
scr:	equ	0f7h	MIMIC scratch register
romend:	equ	0e8h	rom boundry
ramstart:	eau	0e7h	ram start boundry
ramend:	eau	0e6h	ram end boundry
svscr:	eau	0efh	system pin control
mmcr:	ean	Offh	mimic master control register
iusio:	ean	Ofeh	int under service register
mimie [.]	equ	Ofdh	mimic interrupt enable reg
ivec:	equ	Ofch	mimic int vector
msr:	equ	0f6h	
ler	equ	0f5h	
for:	equ	0och	
rbr:	equ	OECH	
tbr:	equ	OfOh	
UII.	equ	01011	
,FIO registers	0.011	Oodb	data direction register a
ddrb.	equ		data direction register a
	equ	0e4n	; data direction register b
darc:	equ	Udan	; data direction register c
dra:	equ	Ueen	;port a data
drb:	equ	0e5n	;port b data
drc:	equ	Uden	;port c data
;ESCC registe	rs		
sccacnt:	equ	0e0h	ESCC control channel A
sccad:	equ	0e1h	ESCC data channel A
scebent:	equ	0e2h	ESCC contol channel B
sccbd:	equ	0e3h	;ESCC data channel B
?b	equ	0	
?c	equ	1	
?d	equ	2	
?e	equ	3	
?h	equ	4	
?	equ	5	
?a	equ	7	
??bc	equ	0	
??de	equ	1	
??hl	equ	2	
??sp	equ	3	
slp		macro	
	db	11101101B	
	db	01110110B	
	endm		
mlt	macro	?r	
	db	11101101B	
	db	01001100B+(??&?	r AND 3) SHL 4
		· -	,

Zilog

	endm	
in0	macro	?r, ?p
	db	11101101B
	db	00000000B+(?&?r AND 7) SHL 3
	db	?p
	endm	
out0	macro	?p, ?r
	db	11101101B
	db	00000001B+(?&?r AND 7) SHL 3
	db	?p
	endm	1
otim	macro	
	db	11101101B
	db	10000011B
	endm	
otimr	macro	
	db	11101101B
	db	10010011B
	endm	
otdm	macro	
	db	11101101B
	db	10001011B
	endm	
otdmr	macro	
	db	11101101B
	db	10011011B
	endm	
tstio	macro	?p
	db	11101101B
	db	01110100B
	db	?p
	endm	
tst	macro	?r
	db	11101101B
	ifidn	r ,<(hl)>
	db	00110100B
	else	
	ifdef	?&?r
	db 0000	0100B+(?&?r AND 7) SHL 3 else
	db 0110	0100B
	db ?r	
	endif	
	endif	
	endm	
	.list	

end

COMPORT.S[™] and **ECHO182.S**[™] are trademarks of Zilog, Inc.



Figure 7a. Serial Communication Board Schematic

Zilog



Figure 7b. Serial Communication Board Schematic

© 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com