

zilog



## azaof91 MCU Easy Reference Chart






	A1 ball pad corner		12	11	10	9	8	7	6	5	4	3	2	
12 11 10 9 8 7	654321	А	SDA	SCL	PA0	PA4	PA7	COL	TxD0	V <sub>DD</sub>	Rx_DV	MDC	WPn	A
<b>A</b>	000000	В	V <sub>ss</sub>	PHI	PA1	PA3	V <sub>DD</sub>	TxD3	Tx_EN	V <sub>ss</sub>	RxD1	MDIO	A2	
000000	000000	c	PB6	PB7		PA5		TxD2	Tx_CLK	Rx_CLK	RxD3	A3		
0 0 0 0 0 0	000000	C	FDU	FD/	V <sub>DD</sub>	FAU	V <sub>ss</sub>	TXDZ	TX_OLK	KX_OLK	KXD3	AJ	V <sub>ss</sub>	V
000000	000000	D	PB1	PB3	PB5	V <sub>ss</sub>	CRS	TxD1	Rx_ER	RxD2	A4	A8	A6	
000000	000000	E	PC7	$V_{DD}$	PB0	PB4	PA2	Tx_ER	RxD0	A5	A11	V <sub>ss</sub>	$V_{DD}$	A
000000	000000	F	PC3	PC4	PC5	V <sub>ss</sub>	PB2	PA6	A9	A17	A15	A14	A13	A
00000	000000	G	V <sub>ss</sub>	PC0	PC1	PC2	PC6	PLL_V <sub>SS</sub>	V <sub>ss</sub>	A23	A20	V <sub>ss</sub>	$V_{DD}$	A
• 000000	000000	н	X <sub>OUT</sub>	$X_{IN}$	$PLL_V_{DD}$	V <sub>DD</sub>	PD7	TMS	V <sub>ss</sub>	D5	V <sub>SS</sub>	A21	A19	A
000000	000000	J	V <sub>SS</sub>	V <sub>DD</sub>	LOOP FILT_OUT	PD4	TRIGOUT	RTC_ V <sub>DD</sub>	NMIn	WRn	D2	CS0n	V <sub>DD</sub>	1
000000	000000	к	PD5	PD6	PD3	TDI	V <sub>SS</sub>	V <sub>DD</sub>	RESETn	RDn	V <sub>DD</sub>	D1	CS2n	С
000000	000000	L	PD1	PD2	TRSTn	TCK	RTC_ XOUT	BUSACKn	WAITn	MREQn	D6	D4	D0	(
1 0 0 0 0 0 0		м	PD0	V <sub>SS</sub>	TDO	HALT_ SLPn	RTC_ XIN	BUSREQn	INSTRDn	IORQn	D7	D3	V <sub>SS</sub>	,

hip Select Registers	GPIO Registers       Port x Alternate Registers 2 PA_ALT2 = 0099h, PB_ALT2 = 0090h, PB_ALT2 = 0000h, P	Clock Perinheral Power-Down Register 1	Watch-Dog Timer Registers Watch-Dog Timer Control Register	I <sup>2</sup> C Registers	IrDA Registers
lect x Lower Bound Register R = 00A8h, CS1_LBR = 00ABh, CS2_LBR = 00AEh, CS3_LBR = 00B1h	GPIO         PX_ALT2         PX_ALT1         PX_DR         PA_ALT1 = 0098h, PB_ALT1 = 009Ch, P           GPIO         PX_ALT2         PX_DR         PA_ALT1 = 0098h, PB_ALT1 = 009Ch, P           Mode         Bits [7:0]         Bits [7:0]         Port Mode         PA_ALT0 = 00A7h, P	ALT1 = 00A0h, PD_ALT1 = 00A4h CLK_PPD1 = 00DBh	WDT_CTL = 0093h	I2C_SAR = 00C8h	Infrared Encoder/Decoder Control Register IR_CTL = 00BFh
CSx_LBR 0 = Lower bound of the Memory Chip Select address range.* 1 = Address value of the I/O Chip Select.*	1         0         0         Output         0         Port x Data Direction Registers         PA_DDR = 0097h, PB_DDR = 0098h, P0	DDR = 009Fh, PD_DDR = 00A3h     7     GPI0_D_OFF     0     0 System clock to GPI0 Port D is powered up.	7     WDT_EN     0 = WDT is disabled.       1 = WDT is enabled.*     0 = WDT is enabled.*	7:1 SLA 00hD7Fh: 7-bit slave address or upper 2 bits of address when operating in 10-bit mode.	7:3 Reserved.
ct x Upper Bound Register	0         0         1         Output         1         Port x Data Registers           2         0         0         1         0         Input from pin         High impedance		6 NMLOUT 1 = WDT time-but resets the 2200 CPU. 9 = WDT time-but generates a NMI to the CPU. 0 = RESET caused by external full-chip reset or ZDI reset.	0 = I <sup>2</sup> C not enabled to recognize the General Call Address. 1 = I <sup>2</sup> C enabled to recognize the General Call Address.	2 LOOP_BACK 0 = Internal LOOPBACK mode is disabled. 1 = Internal LOOPBACK mode is enabled.*
= 00A9h, CS1_UBR = 00AC, CS2_UBR = 00AFh, CS3_UBR = 00B2h	0         0         1         Input from pin         High impedance         PX_ALT2         PX_ALT1         PX           3         0         1         0         Open-drain output         0         7         Mode for PX7, where x = Port A,	1 = System clock to GPIO Port B is powered up.	KSI_FLAG     1 = RESET caused by WDT time-out.*	I <sup>2</sup> C Extended Slave Address Register	1 IR_RXEN 0 = IR_RXD data is ignored. 1 = IR_RXD data is passed to the UART0 RxD.
CSx_UBR 0 = Upper bound of the Memory Chip Select address range.* 1 = No effect.	0         1         0         1         Open-drain I/O         High impedance	C. or D.	4 NMI_FLAG 1 = NMI caused by WDT time-out.*	I2C_XSAR = 00C9h           7.0         SLAX           00hDFFh: Least significant 8 bits of the 10-bit extended	0 = Infrared Encoder/Decoder is disabled.
ct x Control Register = 00AAh, CS1_CTL = 00ADh, CS2_CTL = 00B0h, CS3_CTL = 00B3h	0 1 1 1 0pen-source output 1 5 1 0 0 0 Reserved High impedance		3:2 WDT_CLK 01 = WDT clock source is Real-Time Clock source*. 10 = WDT clock source is internal RC oscillator.	slave address.	1 = Infrared Encoder/Decoder is enabled.
000 = 0 wait states are asserted when this chip select is active. 001 = 1 wait state is asserted when this chip select is active.	6 1 0 0 1 InterruptiNdual edge triggered High impedance 4 Mode for Px4, where x = Port A,	i = System clock to FC is powered up.	00 = WDT time-out period is 2 <sup>27</sup> clock cycles.	I <sup>2</sup> C Data Register I2C_DR = 00CAh	
010 = 2 wait states are asserted when this chip select is active. 011 = 3 wait states are asserted when this chip select is active.	7         1         0         1         0         Pott B, C, or DNalternative function controls port I/O         3         Mode for Px3, where x = Port A,           1         0         1         1         Port B, C, or DNalternative function controls port I/O         3         Mode for Px3, where x = Port A,           2         Mode for Px2, where x = Port A,         4         0         0         Intervalue function controls port I/O         2         Mode for Px2, where x = Port A,	1 = System clock to UART1 is powered up.	<b>1:0</b> WDT_PERIOD 10 F WDT lime-out period is 2 <sup>22</sup> clock cycles. 11 = WDT time-out period is 2 <sup>18</sup> clock cycles.	7:0 DATA 00hDFFh: I <sup>2</sup> C data byte.	
100 = 4 wait states are asserted when this chip select is active.     101 = 5 wait states are asserted when this chip select is active.     110 = 6 wait states are asserted when this chip select is active.	8         1         1         0         0         InterruptNactive Low         High impedance           1         1         0         1         InterruptNactive High         High impedance         1         Mode for Px2, where x = Port A,	0 UART0_OFF 1 = System clock to UART0 is powered up	Watch-Dog Timer Reset Register	I <sup>2</sup> C Control Register	Multi-PWM Control Registers
111 = 7 wait states are asserted when this chip select is active.           0 = Chip Select is configured as a Memory Select.	9 <u>1 1 1 0 Interruptivialing edge triggered High impedance</u> 1 1 1 1 Interruptivising edge triggered High impedance 0 Mode for Px0, where x = Port A,	C, or D. Clock Peripheral Power-Down Register 2 CLK_PPD2 = 00DCh	A5h = The first Write value required to reset the WDT prior	$12C_CTL = 00CBh$ $0 = 1^2C$ interrupt is disabled.	PWM Control Register 1 PWM_CTL1 = 0079h
1 = Chip Select is configured as an I/O Chip Select.       0 = Chip Select is disabled.		7 PHL_OFF 0 = PHI clock output is enabled. 1 = PHI clock output is disabled.*	7:0 WDT_RR to a time-out. 5Ah = The second Write value required to reset the WDT prior to a time-out.*	I     1     = I <sup>2</sup> C interrupt is enabled.       ENAR     0     = The I <sup>2</sup> C bus is disabled and all inputs are ignored.	7 PAIR_EN 0 = Global disable of the PWM outputs.* 1 = Global enable of the PWM and PWM output pairs.
1 = Chip Select is enabled. Reserved.		6 VBO_OFF 0=VBO detection circuit is disabled		5         STA         0 = A master mode START condition is sent.	6 PT_EN 0 = Disable power-trip feature. 1 = Enable power-trip feature.
	EMAC Pagiatara	5:4 Reserved.		1 = A master mode start-transmit condition on the bus.     0 = A master mode start-transmit condition is sent.     1 = A master mode stort sample condition on the bus.	5 MM_EN 0 = Disable Master mode. 1 = Enable Master mode.
t <b>t x Bus Mode Control Register</b> = 00F0h, CS1_BMC = 00F1h, CS2_BMC = 00F2h, CS3_BMC = 00F3h	EMAC Test Register EMAC Test Register EMAC PHY Unit Select Address Register EMAC PHY Unit Select Address Register	3 TIMER2_OFF 0 = System clock to TIMER2 is powered down. 1 = System clock to TIMER2 is powered up.	PLL Registers	3 IFLG 0 = The I <sup>2</sup> C interrupt flag is not set. 1 = The I <sup>2</sup> C interrupt flag is set.	4 PWM3_EN 0 = Disable PWM generator 3. 1 = Enable PWM generator 3.
00 = eZ80 bus mode. 01 = Z80 bus mode.	EMAC_TEST = 0020h EMAC_FIAD = 003Fh 7 Reserved. 7 Reserved.	2 TIMER1_OFF 0 = System clock to TIMER1 is powered down. 1 = System clock to TIMER1 is powered up.	PLL Divider RegisterÑLow Bytes	2 AAK 0 = Not Acknowledge. 1 = Acknowledge.	3 PWM2_EN 0 = Disable PWM generator 2. 1 = Enable PWM generator 2.
BUS_MODE 10 = Intel <sup>®</sup> bus mode. 11 = Motorola bus mode.	G TEST FIED 0 = FIFO test mode disabled Nnormal operation.	el PHV unit	PLL_DIV_L = 005Ch 7:0 PLL_DIV_L 00hDFFh: These bits represent the Low byte of the 11-bit PLL_DIV_L	1:0 Reserved.	2 PWN1_EN 0 = Disable PWM generator 1. 1 = Enable PWM generator 1.
AD_MUX 0 = Separate address and data. 1 = Multiplexed address and data on DATA[7:0].	1 = FIFO test mode enabled.	0 TIMER0_OFF 0 = System clock to TIMER0 is powered down. 1 = System clock to TIMER0 is powered up.		I <sup>2</sup> C Status Register	1 PWM0_EN 0 = Disable PWM generator 0. 1 = Enable PWM generator 0.
Reserved.	A SSTC 0 = Normal operation.     A SSTC 1 = Select the Transmit FIFO when FIFO test mode is enabled.     EMAC_Transmit Polling Timer Register     EMAC_PTMR = 0040h		PLL Divider RegisterNHigh Byte PLL_DIV_H = 005Dh	I2C_SR = 00CCh	0 MPWM_EN 0 = Disable Multi-PWM mode. 1 = Enable Multi-PWM mode.
0000 = Not valid. 0001 = Each bus mode state is 1 eZ80 clock cycle in duration.*	3     SIMR     0 = Normal operation.       1 = Simulation Reset.     00 = Disables Transmit polling.	eriod in units of SYSCLKÉÖÉ256. t polling timer.	7:3 Reserved.	7:3 STAT 00000D11111: 5-bit I <sup>2</sup> C status code.	PWM Control Register 2 PWM CTL2 = 007Ah
0010 = Each bus mode state is 2 e280 clock cycles in duration. 0011 = Each bus mode state is 3 e280 clock cycles in duration. 0100 = Each bus mode state is 4 e280 clock cycles in duration.	2         FRC_OVR_ERR         0 = Normal operation. 1 = Force overup error in Receive FIFO.         EMAC Reset Control Register EMAC RST = 0041h	UART Control Registers	2:0 PLL_DIV_H OhD7h: These bits represent the High byte of the 11-bit PLL divider value.*	2:0 Reserved.	00 = Disable AND/OR features on PWM.
0101 = Each bus mode state is 5 eZ80 clock cycles in duration. 0110 = Each bus mode state is 6 eZ80 clock cycles in duration.	1     FRC_UND_ERR     0 = Normal operation. 1 = Force underrun error in Transmit FIFO.     7:6     Reserved.	UART Baud Rate Generator RegistersÑLow Byte	PLL Control Register 0 PLL_CTL0 = 005Eh	I <sup>2</sup> C Clock Control Register I2C_CCR = 00CCh	7:6 AON_EN 01 = Enable AND logic on PWM. 10 = Enable AND logic on PWM. 11 = Disable AND/OR features on PWM.
BUS_CYCLE 0111 = Each bus mode state is 7 e280 clock cycles in duration. 1000 = Each bus mode state is 8 e280 clock cycles in duration. 1001 = Each bus mode state is 9 e280 clock cycles in duration.	0         LPBK         0 = Normal operation.           1 = EMAC Transmit interface is looped back into EMAC Receive Interface.         5         SRST         1 = Software reset active.*	UART0_BRG_L = 00C0h, UART1_BRG_L = 00D0h 7:0 UART1_BRG_L = 00D0h 00hDFFh: These bits represent the Low byte of the 16-bit Baud	00 = Charge pump current = 100 μA. 01 = Charge pump current = 500 μA.	7 Reserved.	00 = Disable AND/OR features on PWM. 01 = Enable AND logic on PWM.
1010 = Each bus mode state is 10 eZ80 clock cycles in duration. 1011 = Each bus mode state is 11 eZ80 clock cycles in duration. 1100 = Each bus mode state is 12 eZ80 clock cycles in duration.	EMAC Configuration Register 1     0 = Normal operation.	Rate Generator divider value.*	7:6 CHRP_CTL1 0° Charge pump current = 1.0 mA. 11 = Charge pump current = 1.5 mA.	6:3 M 0000Đ1111: I <sup>2</sup> C clock divider scalar value.	5:4         AO_EN         10 = Enable OR logic on PWM.           11 = Disable AND/OR features on PWM.
1101 = Each bus mode state is 13 eZ80 clock cycles in duration. 1110 = Each bus mode state is 14 eZ80 clock cycles in duration.	EMAC_CFG1 = 0021h  I = Reset receive function. 0 = Normal operation. 0 = Normal operation.	UART Baud Rate Generator RegistersÑHigh Byte UART0_BRG_H = 00C1h, UART1_BRG_H = 00D1h	5:4 Reserved. 00 = Lock criteriaÑ8 consecutive cycles of 20ns.	2:0 N 000D111: I <sup>2</sup> C clock divider exponent.	Amount of delay between falling edge of PWM (PWM) rising edge of PWM (PWM).
1111 = Each bus mode state is 15 eZ80 clock cycles in duration.	7     PADEN     0 = Normal operation.       1 = EMAC pads all short frames at the end of the data field.     2       HRTMC     1 = Reset EMAC transmit control operation.	function. 7:0 UARTx_BRG_H 00hDFFh: These bits represent the High byte of the16-bit Baud Rate Generator divider value.*	3:2 LDS_CTL1 UD = Lock criteriaN6 consecutive cycles of 20ns. 10 = Lock criteriaN6 consecutive cycles of 20ns. 11 = Lock criteriaN8 consecutive cycles of 400ns.	I <sup>2</sup> C Software Reset Register	0000 = None 1000 = 8 SCL 0001 = 1 SCLK period 1001 = 9 SCL 0010 = 2 SCLK periods 1010 = 10 SC
	6 ADPADN     1 = Enable frame detection.*     1 = Enable frame detection.*     1 = Reset EMAC receive contr     0 = Do not pad all short frames.     1 HRRMC     1 = Reset EMAC receive contr     0 = Normal operation.	unction. UART Transmit Holding Registers	11 = Lock criteriaÑ16 consecutive cycles of 400ns.           00 = System clock source is the external crystal oscillator.	I2C_SRR = 00CDh           7:0         SRR           00hDFFh: Writing any value to this register performs a software	0011 = 3 SCLK periods 1011 = 11 SCL 0100 = 4 SCLK periods 1100 = 12 SCL
	VLPAD     1 = EMAC pads all short frames to 64 bytes and append a valid CRC.     0     HRMGT     1 = Reset EMAC management     0 = Normal operation.	uction. UART0_THR = 00C0h, UART1_THR = 00D0h	1:0 CLK_MUX 01 = System clock source is the PLL.* 10 = System clock source if the Real-Time Clock crystal oscillator. 11 = Reserved.*	7.0 SKR reset of the I <sup>2</sup> C module.	0101 = 5 SCLK periods 1101 = 13 SCI 0110 = 6 SCLK periods 1110 = 14 SCI 0111 = 7 SCLK periods 1111 = 15 SCL
-Time Clock Registers	4 CRCEN 1 = Append CRC to every frame regardless of padding options.	w and High Bytes	PLL Control Register 1		PWM Control Register 3
Clock Seconds Register	3     FULLD     1 = Enable full duplex mode, CSMA/CD disabled.*     EMAC_TLBP_L = 0042h, EMAC_TLBP_H = 0043h*       2     FLCHK     0 = Ignore the length field within Transmit/Receive frames.     Transmit/Receive frames.		PLL_CTL = 005Fh		PWM_CTL3 = 007Bh
= 00E0h Coded-Decimal Operation (BCD_EN = 1)	1 = Iransmit Receive frame lengths compared to the length/type field. 1 ULCEN 0 = Limit the Receive frame size to the number of bytes specified.*	7:0 RxD Receive data byte.	0 = PLL is currently out of lock.	Timer Registers	7:4 PT_ICX_EN X[3:0] 0 = Power trip disabled on ICx. 1 = Power trip enabled on ICx.
TEN_SEC 0D5 = The tens digit of the current seconds count.	Control of the state of th	U = 0046h	INT_LOCK     INT_LOCK     Intruct cenerated when PLL enters lock mode.*	Timer Control Register TMR0_CTL = 0060h, TMR1_CTL = 0065h, TMR2_CTL = 006Fh, TMR3_CTL = 0074h	3 PT_TRI 0 = All PWM trip levels are tristate. 1 = All PWM trip levels are defined by PT_LVL and PT. 0 = After power trip, PWMx outputs are set to one.
SEC 0D9 = The ones digit of the current seconds count.	7:0 EMAC_BP_X EMAC_BP_H	UART0_IER = 00C1h, UART1_IER = 00D1h	3 INT_UNLOCK 0 = Lock signal from PLL has not fallen since last read.* 1 = Interrupt generated when PLL goes out of lock mode.*	7 BRK_STOP 0 = Timer continues operating during debug break points. 1 = Timer stops operating and holds count value at breakpoint.	2 PT_LVL 0 = After power trip, PWMX outputs are set to one.
Operation (BCD_EN = 0)	EMAC Configuration Register 2 EMAC_CFG2 = 0022h EMAC_CFG2 = 0022h	7:5 Reserved.	2 INT_LOCK_EN 0 = Interrupt generation for PLL locked condition is disabled.* 1 = Interrupt generation for PLL locked condition is enabled.*	00 = Timer source is the system clock divided by the prescaler.	PT_LVL_N     0 - After power trip, PWMx outputs are set to one.     1 - After power trip, PWMx outputs are set to zero.     0 = Power trip has been cleared.
SEC 00hD3Bh = The current seconds count.	7 BPNB 0 = Use normal back-off algorithm prior to transmitting packet.* 1 = EMAC immediately retransmits the packet without back-off.* EMAC_RHBP_L = 0047h, EMAC_RHBP_H = 0048h	4 TCIE     1 = Transmission complete interrupt is generated.*     1 = Transmission complete interrupt is generated.*     0 = Modem interrupt on edge detect of status inputs disabled.	1         INT_UNLOCK_EN         0 = Interrupt generation for PLL unlocked condition is disabled.*           1 = Interrupt generation for PLL unlocked condition is enabled.*	6:5 CLK_SEL 01 = Timer source is the Event Count (ECX) input/Ntalling edge.* 11 = Timer source is the Event Count (ECX) input/Ntalling edge.*	0 PTD 1 = This bit is set after power trip event.
e Clock Minutes Register ∛ = 00E1h		oundary Pointer value 1 = Modem interrupt on edge detect of status inputs enabled.	0 PLL_ENABLE 0 = PLL is disabled.* 1 = PLL is enabled.	4:3 00 = System clock divider = 4. 01 = System clock divider = 16. 10 = System clock divider = 64.	
Coded-Decimal Operation (BCD_EN = 1)	5:0 LCOL 00hD3Fh: Sets the number of bytes after Start Frame Delimiter.*	Bytes 0 = Transmit interrupt is disabled.		11 = System Glock divider = 256.	
TEN_MIN 0D5 = The tens digit of the current minutes count.	EMAC Configuration Register 3	PDD (15:9)     0     PIE     0 = Receive interrupt is disabled.		Im_CON1     1 = Timer operates in CONTINUOUS mode.*     0 = Reload function is not forced.	ZDI Registers
MIN 0D9 = The ones digit of the current minutes count.	0 = Any preamble length allowed.*	ERRP [7:0]	Flash Control Registers	1 = Force reload.* 0 TIM EN 0 = Programmable reload timer is disabled.	ZDI Address Match Registers ZDI_ADDR0_L = 00h, ZDI_ADDR0_H = 01h, ZDI_ADDR0_U = 02H,
Deperation (BCD_EN = 0)           MIN         00hP3Bh = The current minutes count.	7         LONGP         1 = Only Receive packets with preamble fields of 12 bytes or less allowed.         EMAC Buffer Size Register EMAC_BUFSZ = 004Bh	UART Interrupt Identification Registers UART0_IIIR = 00C2h, UART1_IIR = 00D2h	Flash Key Register FLASH_KEY = 00F5h	- 1 = Programmable reload timer is enabled.	ZDI_ADDR1_L = 04h, ZDI_ADDR1_H = 05h, ZDI_ADDR1_U = 06H, ZDI_ADDR2_L = 08h, ZDI_ADDR2_H = 09h, ZDI_ADDR2_U = 0AH,
	O = No preamble error checking performed.     I = EMAC verifies the content of the preamble.*     O = Set EMAC Rx/Tx buffer si     O = Set EMAC Rx/Tx buffer si		7:0 FLASH_KEY B6h,49h: Sequential Write with the values B6h, 49h to this register will unlock the Flash.	Timer Interrupt Enable Register           TMR0_IER = 0061h, TMR1_IER = 0066h,           TMR2 IER = 0070h, TMR3 IER = 0075h	ZDI_ADDR3_L = 0Ch, ZDI_ADDR3_H = 0Dh, ZDI_ADDR3_U = 0EH*
e Clock Hours Register 5 = 00E2h	5         XSDFR         1 = EMAC defers to the carrier indefinitely.*         7.6         BUFSZ         10 = Set EMAC Rx/Tx buffer si           11 = Set EMAC Rx/Tx buffer si         11 = Set EMAC Rx/Tx buffer si         11 = Set EMAC Rx/Tx buffer si         11 = Set EMAC Rx/Tx buffer si	to 64 bytes.	Flash Data Register FLASH DATA = 00F6h		7:0 ZDI_ADDRX_L, or ZDI_ADDRX_L, or ZDI_ADDRX_L = ADDRX_I [7:10]
Coded-Decimal Operation (BCD_EN = 1)	4         BITMD         0 = Disable 10 Mbps ENDEC mode.         5:0         TPCF_LEV         00 = Disable Transmit Pause Control F	me level.*	7:0 FLASH_DATA 00hDFFh: Data value to write to Flash memory, or the data value that is read from Flash memory.	6 IRQ OC3 EN 0 = Interrupt requests for OC3 are disabled.*	ZDI Break Control Register
TEN_HRS 0Đ2 = The tens digit of the current hours count.	3:0 RETRY 0hDFh: Number of retransmission attempts following a collision.1 EMAC Interrupt Enable Register	0 = An active interrupt source exists within the UART. 1 = No active interrupt source exists within the UART.	Flash Address Upper Byte Register	Image: Solution of the second seco	ZDI_BRK_CTL = 10h*
HRS 0Đ9 = The ones digit of the current hours count. Operation (BCD_EN = 0)	EMAC Configuration Register 4 EMAC_LEN = 004Ch	ror interrupt.* UART FIFO Control Registers UART0_FCTL = 00C2h, UART1_FCTL = 00D2h	FLASH_ADDR_U <sup>'</sup> = 00F7h	4 IRQ_OC1_EN 0 = Interrupt requests for OC1 are disabled.*	1 = ZDI break on the next CPU instruction is enabled.
Image: peration (BCD_EN = 0)           HRS         00hĐ17h = The current hours count.	7 IXF-SMERK 0 = Disable Transmit State Machin 7 Reserved. 1 = Enable MII Management Done	rrror interrupt.* 00 = Receive FIFO trigger level is set to 1.* errupt.* 01 = Receive FIFO trigger level is set to 4.*	7:2 FLASH_ADDR_U 00hDFCh: These bits define the upper byte of the Flash address.*	3 IRQ_OC0_EN 0 = Interrupt requests for OC0 are disabled.* 1 = Interrupt requests for OC0 are disabled.*	1 = ZDI break, upon matching break address 3, is ena
Clock Day-of-the-Week Register	6 TPCF 0 = Do not transmit a pause control frame. 1 = Transmit nause control frame.	terrupt.* 7:6 TRIG 01 = Receive FIFO trigger level is set to 4.* 10 = Receive FIFO trigger level is set to 8.* 11 = Receive FIFO trigger level is set to 14.*	1:0 Reserved.*	2 IRQ_ICB_EN 0 = Interrupt requests for IC1 or IC3 are disabled.* 1 = Interrupt requests for IC1 or IC3 are enabled.*	- 1 = 2DI break, upon matching break address 2, is ena
V = 00E3h	5 THDF 0 = Disable back pressure. 1 = EMAC asserts back pressure on the link *	terrupt.* 5:3 ReservedÑmust be 000b.	Flash Control Register FLASH_CTRL = 00F8h	IRQ_ICA_EN         0 = Interrupt requests for IC0 or IC2 or PWM power trip are disabled.*           1 = Interrupt requests for IC0 or IC2 or PWM power trip are enabled.*	BRK_ADDR0     1 = ZDI break, upon matching break address 1, is ena     BRK_ADDR0     0 = ZDI break, upon matching break address 0, is disa     1 = ZDI break, upon matching break address 0, is ena
Coded-Decimal Operation (BCD_EN = 1)	4     PARF     0 = Only accept frames that meet preset criteria.*       1 = All frames are received.*     1 = Enable Receive Done interrupt	trame interrupt.*         0 = Transmit disable.           1 = Transmit enable.         1 = Transmit enable.	000 = 0 wait states are inserted when Flash is active. 001 = 1 wait states are inserted when Flash is active.	0 IRQ_EOC_EN 0 = Interrupt on end-of-count is disabled. 1 = Interrupt on end-of-count enabled.	2 IGN_LOW_1 = 2DI break, upon matching break address 0, is ena 0 = Break on entire ADDR1. 1 = Break on upper 16 bits or ADDR1.
DOW         1B7 = The current day-of-the-week count.	3       RxFC       0 = EMAC ignores received pause control frames. 1 = EMAC acts upon pause control frames received.       0       0 = Disable Receive Done interrup         2       Rx_OVR       1 = Enable Receive Overrun interrup		7:5 FLASH_WAIT 00 = 2 wait states are inserted when Flash is active. 011 = 3 wait states are inserted when Flash is active. 100 = 4 wait states are inserted when Flash is active.	Timer Interrupt Identification Register	1 IGN_LOW_0 0 = Break on upper 16 bits or ADDR0. 1 = Break on upper 16 bits or ADDR0.
Dow 107 = The current day-of-the-week count. Operation (BCD_EN = 0)	2     TxFC     0 = Pause control frames are not allowed to be transmitted. 1 = Pause control frames are allowed to be transmitted.     1 = Enable Transmit Control Frame 0 = Disable Transmit Control Frame	terrupt.* 0 FIFOEN 0 = Transmit and receive FIFOs are disabled.*	101 = 5 wait states are inserted when Flash is active. 110 = 6 wait states are inserted when Flash is active.	TMR0_IIR = 0062h, TMR1_IIR = 0067h, TMR2_IIR = 0071h, TMR3_IIR = 0076h	0 SINGLE_STEP 0 = ZDI SINGLE STEP mode is disabled. 1 = ZDI SINGLE STEP mode is enabled.*
Reserved.	1     TPAUSE     0 = Do not force a pause condition. 1 = Force a pause condition while this bit is asserted.     0     Tx_DONE     1 = Enable Transmit Done interrup 0 = Disable Transmit Done interrup	UART Line Control Registers	111 = 7 wait states are inserted when Flash is active.       4     Reserved.	7 Unused.	
DOW 01hĐ07h = The current day-of-the-week count.	0 RxEN 0 = Do not receive frames. 1 = Allow Receive frames to be received. EMAC Interrupt Status Register	UARTO_LCTL = 00C3h, UART1_LCTL = 00D3h	3 FLASH_EN 0 = Flash memory access is disabled. 1 = Flash memory access is enabled.	6 OC3 0 = Output compare, OC3, does not occur. 1 = Output compare, OC3, does not occur.	ZDI Master Control Register ZDI_MASTER_CTL = 11h
Clock Day-of-the-Month Register	EMAC Station Address Registers	I = Access to Baud Rate Generators is enabled.*       I = Access to Baud Rate Generators is enabled.*       I = Do not send a BREAK signal.	2:0 Reserved.	5 OC2 0 = Output compare, OC2, does not occur. 1 = Output compare, OC2, occurs.	7 ZDI_RESET 0 = No action. 1 = Initiate a RESET of the eZ80F91.*
I = 00E4h coded-Decimal Operation (BCD_EN = 1)	EMAC_STAD_0 = 0025h, EMAC_STAD_1 = 0026h, EMAC_STAD_2 = 0027h, EMAC_STAD_3 = 0028h, EMAC_STAD_4 = 0029h, EMAC_STAD_5 = 002Ah	AC Transmit path.* 1 = Send a BREAK signal.*	Flash Frequency Divider Register	4 OC1 0 = Output compare, OC1, does not occur. 1 = Output compare, OC1, occurs. 0 = Output compare, OC0, does not occur.	6:0 Reserved.
TENS_DOM         0D3 = The tens digit of the current day-of-the-month count.	00hDFFh:       This 48-bit station address comprises (EMAC_STAD_5 [7:0] = STAD [47:40], ÉÉ EMAC_STAD 4 [7:0] = STAD [39:32].       6       MGTDONE_STAT       1 = MII Mgmt. interrupt has complete 0 = MII Mgmt. did not occur.	Eps 0 = Use odd parity for transmission.*	FLASH_FDIV = 00F9h	3 000 1 = Output compare, OC0, occurs.	<b>ZDI Write Data Registers</b> ZDI WR U = 13h, ZDI WR H = 14h, ZDI WR L= 15h*
DOM         0Đ9 = The ones digit of the current day-of-the-month count.	7:0 EMAC_STAD_X ÉÊ EMAC_STAD_3 [7:0] = STAD [31:24], ÉÊ EMAC_STAD_2 [7:0] = STAD [23:16], J = Receive Control Frame interrup	lid not occur. 0 = Parity bit transmit and receive is disabled.	FLASH_FDIV VITE/FTI. Divider value for generating the required 3. 190.5µs Flash controller clock period.	2 ICB 0 = Input capture, ICB for IC1 or IC3, does not occur.* 1 = Input capture, ICB for IC1 or IC3, occurs.* 0 = Input capture, IC0 for IC3, or PWM power trip, does not occur.*	ZDI_WR_L, 000000hDFFFFFh: Write operation defined by t
Dperation (BCD_EN = 0)	ÊÊ EMAC_STAD_1 [7:0] = STAD [15:8], ÊÊ EMAC_STAD_0 [7:0] = STAD [7:0]}	errupt did not occur.*	Flash Write/Erase Protection Register FLASH_PROT = 00FAh	1         IGA         1 = Input capture, IC0 for IC3, or PWM power trip, occurs.*           0         Ecc         0 = End-of-count does not occur.	7:0         ZDI_WR_H, or ZDI_WR_L         ZDI_WR_U         ZDI_WR_U         ZDI_WR_L         WDATA[15:0];*
DOM 01hD1Fh = The current day-of-the-month count.	3 KX_DUNE_STAT 0 = Receive Done interrupt did not	cur.*	7 BLK7_PROT 0 = Disable Write/Erase Protect on block 38000h to 3FFFFh. 1 = Enable Write/Erase Protect on block 38000h to 3FFFFh.	0 EOC 1 = End-of-count does not occurs.	ZDI Read/Write Control Register
Clock Month Register	EMAC_TPTV_L = 002Bh, EMAC_TPTV_H = 002Ch 0 = Receive Overrun interrupt did r	occur.* UART Modem Control Registers UART0 MCTL = 00C4h, UART1 MCTL = 00D4h	BLK6_PROT     BLK6_PROT     BLK6_PROT     BLK6_PROT     BLK6_PROT     C	Timer Data RegistersÑLow and High Bytes TMR0, DR_L = 0063h, TMR1_DR_L = 0068h, TMR2_DR_L = 0072h, TMR2_DR_L = 0072h, TMR2_DR_L = 0072h,	ZDI_RW_CTL = 16h*
N = 00E5h Coded-Decimal Operation (BCD_EN = 1)	7:0 EMAC_TPTV_x UNDEFIN: The 16-bit Value, {EMAC_IPTV_R, EMAC_IPTV_L} is inserted into outgoing pause control frames.*	did not occur.* Reserved.	5         BLK5_PROT         0 = Disable Write/Erase Protect on block 28000h to 2FFFh. 1 = Enable Write/Erase Protect on block 28000h to 2FFFh.	TMR3_DR_L = 0077h,TMR0_DR_H = 0064h, TMR1_DR_H= 0069h, TMR2_DR_H = 0073h, TMR3_DR_H = 0078h	00 Read (MBASE, A, F} 80 1Write AF 01 Read BC 81 Write BC 02 Read DE 82 Write DE
TENS_MON         0D1 = The tens digit of the current month count.	EMAC Interpacket Gap Register EMAC Interpacket Gap Register ENDE		4         BLK4_PROT         0 = Disable Write/Erase Protect on block 20000h to 27FFFh. 1 = Enable Write/Erase Protect on block 20000h to 27FFFh.	7:0 TMR_DR_x 00hDFFh: TMRx_DR_H = TDATA [15:8] TMRx_DR_L = TDATA [7:0]	03 Read HL 83 Write HL 04 Read IX 84 Write IX
MON 0D9 = The ones digit of the current month count.	EMAC_IPGT = 002Dh EMAC_PHY Read Status Data RegistersÑLow and Hi	5 MDM 0 = Multidrop mode disabled.	3 BLK3_PROT 0 = Disable Write/Erase Protect on block 18000h to 1FFFh. 1 = Enable Write/Erase Protect on block 18000h to 1FFFh.	Timer Reload RegistersÑLow and High Byte	7:0 05 Read IY 85 Write IY 06 Read SP 86 Write SP 07 Read PC 87 Write PC
Operation (BCD_EN = 0)	7         Reserved.           EMAC_PRSD_L = 004Eh, EMAC_PRSD_H = 004Fh	4 LOOP 0 = LOOP BACK mode is disabled. 1 = LOOP BACK mode is enabled.*	2 BLK2_PROT 0 = Disable Write/Erase Protect on block 10000h to 17FFFh. 1 = Enable Write/Erase Protect on block 10000h to 17FFFh.	TMR0_RR_L = 0063h, TMR1_RR_L= 0068h, TMR2_RR_L = 0072h, TMR3_RR_L = 0077h,TMR0_RR_H = 0064h, TMR1_RR_H= 0069h,	08 Set ADL 88 Reserved 09 Reset ADL 89 Reserved
MON 01hĐ0Ch = The current month count.	6:0 IPGT 00hD7Fh: The number of octets of IPG. 7:0 EMAC_PRSD_x 000hDFFFFh: EMAC_PRSD_ EMAC_PRSD_		I         BLK1_PROT         0 = Disable Write/Erase Protect on block 08000h to 0FFFFh. 1 = Enable Write/Erase Protect on block 08000h to 0FFFFh.	TMR2_RR_H = 0073h, TMR3_RR_H = 0078h           7:0         TMR RR x         00h0FFh: TMRx_RR_H = RELOAD [15:8]	0A Exchange CPU register sets 8A Reserved 0B Read memory from current 8B Write memor PC value, increment PC PC value, in
e Clock Year Register	EMAC Non-Back-To-Back IPG RegisterÑPart 1 EMAC MII Status Register	2 OUT1 0D1: No function in normal operation.*	BLK0_PROT     BLK0_PROT	7.0 IMR_KK_X TMRx_R_L = RELOAD [7:0]	
= 00E6h	EMAC_IPGR1 = 002Eh EMAC_INGRET = 0050h	progressŇBusy.* 0D1: Request to send.*	Flash Interrupt Control Register	Timer Input Capture Control Register TMR1_CAP_CTL = 006Ah, TMR3_CAP_CTL= 007Bh	ZDI Bus Control Register ZDI_BUS_CTL = 17h*
/-Coded-Decimal Operation (BCD EN = 1)	7 Reserved. 7 BUSY 0 - Not busy.		FLASH_IRQ = 00FBh		7 ZDI_BUSAK_EN 0 = Ignore external bus requests (BUSREQ).* 1 = Accept external bus requests (BUSREQ).*

RTC_DOW = 00E3h					
Binary-Coded-Decimal Operation (BCD_EN = 1)					
7:4		Reserved.			
3:0	DOW	1Đ7 = The current day-of-the-week count.			
Binary Operation (BCD_EN = 0)					
7:4		Reserved.			
3:0	DOW	01hĐ07h = The current day-of-the-week count.			
Real-Time Clock Day-of-the-Month Register RTC_DOM = 00E4h					
Binary-Coded-Decimal Operation (BCD_EN = 1)					
7:4	TENS_DOM	0D3 = The tens digit of the current day-of-the-month count.			
3:0	DOM	0Đ9 = The ones digit of the current day-of-the-month count.			
Binary Operation (BCD_EN = 0)					
7.0	DOM	01hĐ1Fh = The current day-of-the-month count.			

Binary-Coded-Decimal Operation (BCD_EN = 1)					
7:4	TENS_MON	0Đ1 = The tens digit of the current month count.			
3:0	MON	0Đ9 = The ones digit of the current month count.			
Binary Operation (BCD_EN = 0)					
7:0	MON	01hĐ0Ch = The current month count.			



www.zilog.com



