


# eZ80F91 MCU

## Easy Reference Chart



### Chip Select Registers

**Chip Select Lower Bound Register**  
CS2\_LBR = 0x0A0A, CS1\_LBR = 0x0A0B, CS0\_LBR = 0x0A0C, CS3\_LBR = 0x0A0D

Bit	Field	Description
7:0	CSn_LBR	0 = Lower bound of the Memory Chip Select address range. 1 = Address range of the CSn is disabled.

**Chip Select Upper Bound Register**  
CS2\_UBR = 0x0A0A, CS1\_UBR = 0x0A0B, CS0\_UBR = 0x0A0C, CS3\_UBR = 0x0A0D

Bit	Field	Description
7:0	CSn_UBR	0 = Upper bound of the Memory Chip Select address range. 1 = No effect.

**Chip Select Center Register**  
CS2\_CTR = 0x0A0A, CS1\_CTR = 0x0A0B, CS0\_CTR = 0x0A0C, CS3\_CTR = 0x0A0D

Bit	Field	Description
7:5	CSn_CTR	0 = 2-bit states are asserted when the chip select is active. 1 = 1-bit state is asserted when the chip select is active. 2 = 3-bit state is asserted when the chip select is active. 3 = 4-bit state is asserted when the chip select is active. 4 = 5-bit state is asserted when the chip select is active. 5 = 6-bit state is asserted when the chip select is active. 6 = 7-bit state is asserted when the chip select is active. 7 = 8-bit state is asserted when the chip select is active.

**Chip Select 0 and Mode Control Register**  
CS0\_BMC = 0x0F0F, CS1\_BMC = 0x0F1F, CS2\_BMC = 0x0F2F, CS3\_BMC = 0x0F3F

Bit	Field	Description
7:6	BS0_MODE	0 = 4256 bus mode. 1 = 1024 bus mode. 2 = 1024 bus mode. 3 = 1024 bus mode.
4	CS0_M	0 = Separate address and data. 1 = Multiplexed address and data (DATA[15]).
2:0	Reserved	

### Real-Time Clock Registers

**Real-Time Clock Seconds Register**  
RTC\_SEC = 0x0020

**Binary-Coded Decimal Operation (BCD\_EN = 1)**

Bit	Field	Description
7:0	TEN_SEC	009 = The tens digit of the current seconds count.
3:0	ONE_SEC	009 = The ones digit of the current seconds count.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	SEC	0092016 = The current seconds count.

**Real-Time Clock Minutes Register**  
RTC\_MIN = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_MIN	009 = The tens digit of the current minutes count.
3:0	ONE_MIN	009 = The ones digit of the current minutes count.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	MIN	0092016 = The current minutes count.

**Real-Time Clock Hours Register**  
RTC\_HRS = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_HRS	009 = The tens digit of the current hours count.
3:0	ONE_HRS	009 = The ones digit of the current hours count.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	HRS	0092016 = The current hours count.

**Real-Time Clock Day of the Week Register**  
RTC\_DOW = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_DOW	009 = The tens digit of the current day of the week count.
3:0	ONE_DOW	009 = The ones digit of the current day of the week count.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	DOW	0092016 = The current day of the week count.

**Real-Time Clock Day of the Month Register**  
RTC\_DOM = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_DOM	009 = The tens digit of the current day of the month count.
3:0	ONE_DOM	009 = The ones digit of the current day of the month count.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	MON	0092016 = The current month count.

**Real-Time Clock Year Register**  
RTC\_YEAR = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_YEAR	009 = The tens digit of the current year count.
3:0	ONE_YEAR	009 = The ones digit of the current year count.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	YEAR	0092016 = The current year count.

### Real-Time Clock Alarm Registers

**Real-Time Clock Alarm Seconds Register**  
RTC\_ALS = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_ALS	009 = The tens digit of the alarm seconds value.
3:0	ONE_ALS	009 = The ones digit of the alarm seconds value.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	ALS	0092016 = The alarm seconds value.

**Real-Time Clock Alarm Minutes Register**  
RTC\_ALM = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_ALM	009 = The tens digit of the alarm minutes value.
3:0	ONE_ALM	009 = The ones digit of the alarm minutes value.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	ALM	0092016 = The alarm minutes value.

**Real-Time Clock Alarm Hours Register**  
RTC\_ALH = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_ALH	009 = The tens digit of the alarm hours value.
3:0	ONE_ALH	009 = The ones digit of the alarm hours value.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	ALH	0092016 = The alarm hours value.

**Real-Time Clock Alarm Day of the Week Register**  
RTC\_ALDW = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_ALDW	009 = The tens digit of the alarm day of the week value.
3:0	ONE_ALDW	009 = The ones digit of the alarm day of the week value.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	ALDW	0092016 = The alarm day of the week value.

### Real-Time Clock Alarm Day of the Week Register

**Real-Time Clock Alarm Day of the Week Register**  
RTC\_ALDW = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_ALDW	009 = The tens digit of the alarm day of the week value.
3:0	ONE_ALDW	009 = The ones digit of the alarm day of the week value.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	ALDW	0092016 = The alarm day of the week value.

### Real-Time Clock Alarm Day of the Week Register

**Real-Time Clock Alarm Day of the Week Register**  
RTC\_ALDW = 0x0020

**Binary-Coded Decade Operation (BCD\_EN = 1)**

Bit	Field	Description
7:4	TEN_ALDW	009 = The tens digit of the alarm day of the week value.
3:0	ONE_ALDW	009 = The ones digit of the alarm day of the week value.

**Binary-Coded Decade Register (BCD\_EN = 0)**

Bit	Field	Description
7:0	ALDW	0092016 = The alarm day of the week value.

### GPIO Registers

**GPIO Mode Selection**

GPIO Mode Selection	IO Pin	IO Pin	IO Pin	IO Pin	IO Pin	IO Pin	IO Pin
1	0	0	0	0	0	0	0
2	0	0	0	0	0	0	0
3	0	0	0	0	0	0	0
4	0	0	0	0	0	0	0
5	0	0	0	0	0	0	0
6	0	0	0	0	0	0	0
7	0	0	0	0	0	0	0
8	0	0	0	0	0	0	0
9	0	0	0	0	0	0	0
10	0	0	0	0	0	0	0
11	0	0	0	0	0	0	0
12	0	0	0	0	0	0	0
13	0	0	0	0	0	0	0
14	0	0	0	0	0	0	0
15	0	0	0	0	0	0	0
16	0	0	0	0	0	0	0
17	0	0	0	0	0	0	0
18	0	0	0	0	0	0	0
19	0	0	0	0	0	0	0
20	0	0	0	0	0	0	0
21	0	0	0	0	0	0	0
22	0	0	0	0	0	0	0
23	0	0	0	0	0	0	0
24	0	0	0	0	0	0	0
25	0	0	0	0	0	0	0
26	0	0	0	0	0	0	0
27	0	0	0	0	0	0	0
28	0	0	0	0	0	0	0
29	0	0	0	0	0	0	0
30	0	0	0	0	0	0	0
31	0	0	0	0	0	0	0

### EMAC Registers

**EMAC Test Register**  
EMAC\_TEST = 0x0020

Bit	Field	Description
7	TEST_FFD	0 = FFD test mode disabled/normal operation. 1 = FFD test mode enabled.
5	TEST_SEL	0 = Select the Receive FFD when FFD test mode is enabled. 1 = Select the Transmit FFD when FFD test mode is enabled.
4	BFC	0 = Normal operation. 1 = Disable backdoor timer counter.
3	SMR	0 = Normal operation. 1 = Normal operation.
2	FRD_OVR_ERR	0 = Normal operation. 1 = Force counter error in Receive FFD.
1	FRD_UNDR_ERR	0 = Normal operation. 1 = Force counter error in Transmit FFD.
0	FRD	0 = Normal operation. 1 = Force counter error in Receive FFD.

**EMAC Configuration Register 1**  
EMAC\_CFG1 = 0x0020

Bit	Field	Description
7	FDEN	0 = No padding or short frames at the end of the data frame. 1 = Enable padding or short frames at the end of the data frame.
6	ADNDR	0 = Disable auto detection. 1 = Enable auto detection.
5	LENDR	0 = Do not pad out short frames. 1 = Append CRC to short frames to fill bytes and append a valid CRC.
4	CKEN	0 = Do not check CRC. 1 = Do not check CRC.
3	PKLDR	0 = Do not pad out short frames. 1 = Enable full duplex mode. (CMAC/CP disabled).
2	FDWR	0 = Do not pad out short frames. 1 = Enable full duplex mode. (CMAC/CP disabled).
1	HUGEN	0 = Do not pad out short frames. 1 = Enable full duplex mode. (CMAC/CP disabled).
0	DDRC	0 = Do not pad out short frames. 1 = Enable full duplex mode. (CMAC/CP disabled).

**EMAC Configuration Register 2**  
EMAC\_CFG2 = 0x0020

Bit	Field	Description
7	BRB	0 = Use normal backdoor algorithm for transmitting packet. 1 = Use normal backdoor algorithm for transmitting packet.
6	NOBD	0 = Enable normal backdoor. 1 = Enable normal backdoor.
5	LOBD	0000015 = Sets the number of bytes after Start Frame Delimitation.

**EMAC Configuration Register 3**  
EMAC\_CFG3 = 0x0020

Bit	Field	Description
7	LOPDR	0 = Any preamble length allowed. 1 = Any preamble length allowed.
6	PKDR	0 = Do not pad out short frames. 1 = Enable full duplex mode. (CMAC/CP disabled).
5	SDR	0 = Do not pad out short frames. 1 = Enable full duplex mode. (CMAC/CP disabled).
4	BTDR	0 = Do not pad out short frames. 1 = Enable full duplex mode. (CMAC/CP disabled).
3	RTDR	0 = Do not pad out short frames. 1 = Enable full duplex mode. (CMAC/CP disabled).

**EMAC Configuration Register 4**  
EMAC\_CFG4 = 0x0020

Bit	Field	Description
7	TRCF	0 = Do not transmit a pause control frame. 1 = Do not transmit a pause control frame.
6	MDTONE	0 = Do not transmit a pause control frame. 1 = Do not transmit a pause control frame.
5	TRCF	0 = Do not transmit a pause control frame. 1 = Do not transmit a pause control frame.
4	TRCF	0 = Do not transmit a pause control frame. 1 = Do not transmit a pause control frame.
3	TRCF	0 = Do not transmit a pause control frame. 1 = Do not transmit a pause control frame.
2	TRCF	0 = Do not transmit a pause control frame. 1 = Do not transmit a pause control frame.
1	TRCF	0 = Do not transmit a pause control frame. 1 = Do not transmit a pause control frame.
0	TRCF	0 = Do not transmit a pause control frame. 1 = Do not transmit a pause control frame.

**EMAC Status Address Register**  
EMAC\_STA0 = 0x0020, EMAC\_STA1 = 0x0020, EMAC\_STA2 = 0x0020, EMAC\_STA3 = 0x0020, EMAC\_STA4 = 0x0020, EMAC\_STA5 = 0x0020, EMAC\_STA6 = 0x0020, EMAC\_STA7 = 0x0020, EMAC\_STA8 = 0x0020, EMAC\_STA9 = 0x0020, EMAC\_STA10 = 0x0020, EMAC\_STA11 = 0x0020, EMAC\_STA12 = 0x0020, EMAC\_STA13 = 0x0020, EMAC\_STA14 = 0x0020, EMAC\_STA15 = 0x0020, EMAC\_STA16 = 0x0020, EMAC\_STA17 = 0x0020, EMAC\_STA18 = 0x0020, EMAC\_STA19 = 0x0020, EMAC\_STA20 = 0x0020, EMAC\_STA21 = 0x0020, EMAC\_STA22 = 0x0020, EMAC\_STA23 = 0x0020, EMAC\_STA24 = 0x0020, EMAC\_STA25 = 0x0020, EMAC\_STA26 = 0x0020, EMAC\_STA27 = 0x0020, EMAC\_STA28 = 0x0020, EMAC\_STA29 = 0x0020, EMAC\_STA30 = 0x0020, EMAC\_STA31 = 0x0020

### EMAC Registers

**EMAC PHY Unit Status Address Register**  
EMAC\_PHY0 = 0x0020

Bit	Field	Description
7:5	Reserved	
4:0	FMD	0000015 = 5-bit address of external PHY unit.

**EMAC Transmit Polling Timer Register**  
EMAC\_TPDR = 0x0020

Bit	Field	Description
7:0	EMAC_TPDR	0000015 = The transmit polling period in units of 250ns. (CMAC/CP disabled.)

**EMAC Receive Control Register**  
EMAC\_RCR = 0x0020

Bit	Field	Description
7:6	Reserved	
5	LRST	0 = Software reset active. 1 = Software reset active.
4	WRST	0 = Normal operation. 1 = Normal operation.
3	RRST	0 = Normal operation. 1 = Normal operation.
2	TRST	0 = Normal operation. 1 = Normal operation.
1	RRMC	0 = Normal operation. 1 = Normal operation.
0	RRMC	0 = Normal operation. 1 = Normal operation.

**EMAC Transmit Lower Boundary Register/High and High Bytes**  
EMAC\_TLBP\_L = 0x0A0A, EMAC\_TLBP\_H = 0x0A0A

Bit	Field	Description
7:0	EMAC_TLBP	0000015 = The transmit polling period in units of 250ns. (CMAC/CP disabled.)

**EMAC Boundary Register/High and High Bytes**  
EMAC\_BRBP\_L = 0x0A0A, EMAC\_BRBP\_H = 0x0A0A

Bit	Field	Description
7:0	EMAC_BRBP	0000015 = The transmit polling period in units of 250ns. (CMAC/CP disabled.)

**EMAC Receive High Boundary Register/High and High Bytes**  
EMAC\_RHP\_L = 0x0A0A, EMAC\_RHP\_H = 0x0A0A

Bit	Field	Description
7:0	EMAC_RHP	0000015 = The transmit polling period in units of 250ns. (CMAC/CP disabled.)

**EMAC Receive Lower Boundary Register/High and High Bytes**  
EMAC\_RLBP\_L = 0x0A0A, EMAC\_RLBP\_H = 0x0A0A

Bit	Field	Description
7:0	EMAC_RLBP	0000015 = The transmit polling period in units of 250ns. (CMAC/CP disabled.)

**EMAC Buffer Size Register**  
EMAC\_BSR = 0x0020

Bit	Field	Description
7:6	BSFZ	00 = 64-bit EMAC P/R, value sets to 256 bytes. 01 = 64-bit EMAC P/R, value sets to 256 bytes. 10 = 64-bit EMAC P/R, value sets to 256 bytes. 11 = 64-bit EMAC P/R, value sets to 256 bytes.
5:0	TRCF	0 = Disable Transmit Control Frame generation. 1 = Disable Transmit Control Frame generation.

**EMAC Interrupt Enable Registers**  
EMAC\_IEN0 = 0x0020, EMAC\_IEN1 = 0x0020, EMAC\_IEN2 = 0x0020, EMAC\_IEN3 = 0x0020, EMAC\_IEN4 = 0x0020, EMAC\_IEN5 = 0x0020, EMAC\_IEN6 = 0x0020, EMAC\_IEN7 = 0x0020, EMAC\_IEN8 = 0x0020, EMAC\_IEN9 = 0x0020, EMAC\_IEN10 = 0x0020, EMAC\_IEN11 = 0x0020, EMAC\_IEN12 = 0x0020, EMAC\_IEN13 = 0x0020, EMAC\_IEN14 = 0x0020, EMAC\_IEN15 = 0x0020, EMAC\_IEN16 = 0x0020, EMAC\_IEN17 = 0x0020, EMAC\_IEN18 = 0x0020, EMAC\_IEN19 = 0x0020, EMAC\_IEN20 = 0x0020, EMAC\_IEN21 = 0x0020, EMAC\_IEN22 = 0x0020, EMAC\_IEN23 = 0x0020, EMAC\_IEN24 = 0x0020, EMAC\_IEN25 = 0x0020, EMAC\_IEN26 = 0x0020, EMAC\_IEN27 = 0x0020, EMAC\_IEN28 = 0x0020, EMAC\_IEN29 = 0x0020, EMAC\_IEN30 = 0x0020, EMAC\_IEN31 = 0x0020

### EMAC Registers

**EMAC PHY Unit Status Address Register**  
EMAC\_PHY0 = 0x0020

Bit	Field	Description
7:5	Reserved	
4:0	FMD	0000015 = 5-bit address of external PHY unit.

**EMAC Transmit Polling Timer Register**  
EMAC\_TPDR = 0x0020

Bit	Field	Description
7:0	EMAC_TPDR	0000015 = The transmit polling period in units of 250ns. (CMAC/CP disabled.)

**EMAC Receive Control Register**  
EMAC\_RCR = 0x0020

Bit	Field	Description
7:6	Reserved	
5	LRST	0 = Software reset active. 1 = Software reset active.
4	WRST	0 = Normal operation. 1 = Normal operation.
3	RRST	0 = Normal operation. 1 = Normal operation.
2	TRST	0 = Normal operation. 1 = Normal operation.
1	RRMC	0 = Normal operation. 1 = Normal operation.
0	RRMC	0 = Normal operation. 1 = Normal operation.

**EMAC Transmit Lower Boundary Register/High and High Bytes**  
EMAC\_TLBP\_L = 0x0A0A, EMAC\_TLBP\_H = 0x0A0A

Bit	Field	Description
7:0	EMAC_TLBP	0000015 = The transmit polling period in units of 250ns. (CMAC/CP disabled.)

**EMAC Boundary Register/High and High Bytes**  
EMAC\_BRBP\_L = 0x0A0A, EMAC\_BRBP\_H = 0x0A0A

Bit	Field	Description
7:0	EMAC_BRBP	0000015 = The transmit polling period in units of 250ns. (CMAC/CP disabled.)

**EMAC Receive High Boundary Register/High and High Bytes**  
EMAC\_RHP\_L = 0x0A0A, EMAC\_RHP\_H = 0x0A0A

Bit	Field	Description
7:0	EMAC_RHP	