

# 30V Input Voltage Step-Down DC/DC Converter

# **FEATURES**

- Operating Input Voltage Range: 7.0 V ~ 30 V
- Reference Voltage:  $0.8 \vee \pm 2\%$
- Maximum Output Current : 2.0 A
- Oscillation Frequency: 300 kHz 500 kHz
- **Operating Mode:** PWM only or PFM/PWM automatically selected
- Soft Start: set by external capacitor
- Protection: Over-current at 3.2 A with Integral Latch (version A) or Automatic Recovery (version B), and Thermal Shutdown
- Low ESR Ceramic Capacitors Compatible
- Operating Ambient Temperature : -40°C~+105°C
- Package: SOP-8FD
- Environmentally Friendly : EU RoHS Compliant, Pb Free

# APPLICATION

- Digital home appliances
- Office automation equipment
- Car accessories power supplies
- Various portable equipment

# DESCRIPTION

The IXD3270/IXD3271 is a 30V input voltage stepdown DC/DC converter IC operating with a built-in internal N-channel transistor.

# TYPICAL APPLICATION CIRCUIT



The bootstrap architecture to drive gate of the internal N-channel transistor allows creation of a stable, high-efficiency power supply with the output current up to 2.0 A. IC allows use of low ESR ceramic capacitors as load capacitors ( $C_L$ ).

An internal 0.8 V reference voltage enables setting of output voltage using external resistive divider ( $R_{FB1}$ ,  $R_{FB2}$ ) from 1.2 V to 12 V.

The IXD3270/IXD3271 allows users to select switching frequency at 300 or 500 kHz. External clock within  $\pm$  25% of the internal one, applied to the SYNC pin, can be used to synchronize controllers and reduce system noise.

The IXD3270/IXD3271 automatically changes mode from PFM at light load to PWM at heavy load to achieve high efficiency over the full load range.

The soft start time is programmable by an external capacitor connected to the SS pin.

The built-in under-voltage lockout (UVLO) function forces switching transistor OFF, when input voltage is 2.5 V or lower.

Internal protection circuits include over-current protection, short-circuit protection, and thermal shutdown. The built-in under-voltage lockout (UVLO) protection turns the switching transistor OFF, when input voltage becomes less than 4.5 V.

The IXD3270/IXD3271 controller is available in an SOP-8FD package.

# **TYPICAL PERFORMANCE CHARACTERISTIC**

# Efficiency vs. Output Current IXD3270x085/71x085 $V_{\rm IN}$ = 12 V, $V_{\rm OUT}$ = 5 V, L = 15 µH (CLF12555-150M), D: CMS15, C<sub>IN</sub> = 10 µF (GRM32ER71H106KA12L), C<sub>L</sub> = 22 µF x 2 (GRM32ER71E226KE15L)



# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATINGS	UNITS
V <sub>IN</sub> Pin Voltage	V <sub>IN</sub>	- 0.3 ~ 36	V
BST Pin Voltage	V <sub>BST</sub>	$-0.3 \text{ or } V_{LX}^{11} - 0.3 - V_{LX} + 6.5 \text{ or } 36^{21}$	V
FB Pin Voltage	V <sub>FB</sub>	- 0.3 ~ +6.5	V
SYNC Pin Voltage	V <sub>SYNC</sub>	- 0.3 ~ +6.5	V
CE Pin Voltage	V <sub>RB</sub>	- 0.3 ~ 36	V
SS Pin Voltage	V <sub>ss</sub>	- 0.3 ~ +6.5	V
LX Pin Voltage	V <sub>LX</sub>	$-0.3 \sim V_{IN} + 0.3$ or $+36^{3)}$	V
LX Pin Current	I <sub>LX</sub>	4.2	A
Surge Voltage	V <sub>SRG</sub>	46 <sup>4)</sup>	V
Dower Dissipation	D	300	
Power Dissipation	PD	1500 (PCB mounted)	TUV
Operating Temperature Range	T <sub>OPR</sub>	- 40 ~ + 105	O <sub>0</sub>
Storage Temperature Range	T <sub>STG</sub>	– 55 ~ +125	O <sub>0</sub>

#### Note:

\* All voltages are in respect to the GND pin.

All voltages are in respect to the GND pint. 1) The maximum value should be -0.3 or  $V_{LX}$  - 0.3 V, which is the lowest. 2) The maximum value should be  $V_{LX}$  + 6.5 or + 36 V, which is the lowest. 3) The maximum value should be  $V_{IN}$  + 0.3 or + 36 V, which is the lowest. 4) Applied Time  $\leq$  400 ms

# **ELECTRICAL OPERATING CHARACTERISTICS**

IXD327xx08x

Unless otherwise specified. Ta =  $25 \, {}^{\circ}C$ 

PARA	METER	SYMBOL	CONDITIONS	MIN	ТҮР	ΜΔΧ	UNIT	CIRCUIT
Reference Volt	200	Vass		0 784	0.800	0.816	V	0
FB Voltage Ter	nperature	$\Delta V_{FB}$		0.704	0.000	0.010	v	e
Characteristics		$\overline{V_{FB} * \Delta t_{OPR}}$	$-40^{\circ}C \le T_{OPR} \le 105^{\circ}C, I_{OUT} = 100 \text{ mA}$		±50		ppm/°C	2
Output Voltage	Range <sup>1)</sup>	V <sub>OUT</sub>				V <sub>IN</sub> – 3 or 12 <sup>4)</sup>	V	3
Operating Input	t Voltage Range	V <sub>IN</sub>		7	-	30	V	
UVLO Detectio	n Voltage <sup>5)</sup>	V <sub>UVLOD</sub>	$V_{SS} = 6 V, V_{FB} = 0.65 V^2$	4.3	4.6	4.9	V	2
UVLO Release	Voltage <sup>6)</sup>	V <sub>UVLOR</sub>	$V_{SS} = 6V, V_{FB} = 0.65 V^3$	4.7	5.0	5.3	V	0
Quiescent	IXD327xx083				200	310		۵.
Current	IXD327xx085	IQ1	$v_{\rm IN} = v_{\rm CE} = 30 v, v_{\rm FB} = 0.93 v,$		250	360	μΑ	U
Standby Currer	nt	I <sub>STB</sub>	$V_{\text{IN}} = 30 \text{ V},  V_{\text{CE}} = V_{\text{SS}} = V_{\text{SYNC}} = 0 \text{ V}$		0.01	0.1	μA	0
Oscillation	IXD327xx083	f <sub>OSC1</sub>	I <sub>OUT</sub> = 300 mA	276	300	324	kHz	3
Frequency	IXD327xx085	f <sub>OSC2</sub>	I <sub>OUT</sub> = 100 mA	460	500	540	kHz	3
External Clock Range	Synchronization	f <sub>SYNC</sub>	$I_{OUT} = 0 \text{ mA}$	f <sub>osc</sub> x 0.75	f <sub>osc</sub>	f <sub>osc</sub> x 1.25	kHz	3
External Clock	Duty Cycle	D <sub>SYNC</sub>	I <sub>OUT</sub> = 0 mA	25		75	%	3
Maximum Duty	Cycle Ratio	D <sub>MAX</sub>	V <sub>FB</sub> = 0.65 V,	83	85	88	%	2
Minimum Duty	Cycle Ratio	D <sub>MIN</sub>	V <sub>FB</sub> = 0.95 V			0	%	2
L <sub>x</sub> ON Resistar	L <sub>x</sub> ON Resistance		V <sub>FB</sub> = 0.65 V, V <sub>SS</sub> = 6 V		0.3		Ω	2
PFM Switch Cu	PFM Switch Current I <sub>PFM</sub>		I <sub>OUT</sub> = 0 mA – IXD3271x08x version only		160	240	mA	
Current Limit <sup>2)</sup>	Current Limit <sup>2)</sup> I <sub>LIM</sub>		$V_{FB} = 0.65 \text{ V},^{9} \text{ V}_{SS} = 6 \text{ V}$		3.2		А	2
Latah Tima)	IXD327xA083	4	$V_{\rm c} = 0.65 V_{\rm c}^{0} V_{\rm c} = 6 V_{\rm c} \Lambda \text{ sories only}$	0.8	1.3	1.8	5	
Laten nine	IXD327xA085	ι <sub>lat</sub>	$v_{FB} = 0.05 v$ ; $v_{SS} = 0 v - A$ series only		0.7	1.0	ms	9
Short Protection	n Threshold <sup>7)</sup>	$V_{FB\_SHORT}$	V <sub>SS</sub> = 6 V	0.35	0.4	0.45	V	3
Internal Soft-	IXD327xx083	+	(1 - 1) = 12 (1 - 1) = 1 = 10 = 10 = 10 = 10 = 10 = 10 =	0.8	1.3	2.0	8	0
Start Time <sup>7)</sup>	IXD327xx085	LSS1	$V_{IN} = V_{CE} = 12 \text{ V}, V_{FB} = V_{REF} \times 0.9 \text{ V}, V_{SS} = 6 \text{ V}^{-7}$	0.4	0.7	1.2	ms	C
External Soft-	IXD327xx083	taaa	$V_{IN} = V_{CE} = 12 \text{ V}, V_{FB} = V_{REF} \text{ x } 0.9 \text{ V}, C_{SS} = 0.01  \mu\text{F}^{8)}$	9	15	24	me	0
Start Time <sup>7)</sup>	IXD327xx085	LSS2	$V_{SS} = 6 V$	5	9	15	1115	Ø
Efficiency 3)		EFFI	I <sub>OUT</sub> = 1 A		91		%	3
SYNC "H" Volta	age <sup>9</sup>	V <sub>SYNCH</sub>	I <sub>OUT</sub>	1.5		6.0	V	3
SYNC "L" Volta	ige <sup>10</sup>	V <sub>SYNCL</sub>	lout	0		0.4	V	3
SYNC "H" Curr	ent	I <sub>SYNCH</sub>	$V_{\text{IN}}$ = $V_{\text{CE}}$ = 30 V, $V_{\text{FB}}$ = 0.95 V, $V_{\text{SYNC}}$ = 6 V	-0.1		0.1	μA	0
SYNC "L" Curre	SYNC "L" Current I <sub>SYNCL</sub>		$V_{\text{IN}}$ = $V_{\text{CE}}$ = 30 V, $V_{\text{FB}}$ = 0.95 V, $V_{\text{SYNC}}$ = 0 V	-0.1		0.1	μA	0
FB "H" Current	$FB "H" Current I_{FBH} V_{IN} = V_{CE} =$		$V_{IN} = V_{CE} = 30 \text{ V}, V_{FB} = 6 \text{ V}, V_{SS} = 6 \text{ V}$	-0.1		0.1	μA	0
FB "L" Current		I <sub>FBH</sub>	$V_{IN} = V_{CE} = 30 \text{ V}, V_{FB} = 0 \text{ V}, V_{SS} = 6 \text{ V}$	-0.1		0.1	.1 μΑ ①	
CE "H" Voltage	8	V <sub>MH</sub>	$V_{FB} = 0.65 \text{ V}, V_{SS} = 6 \text{ V}$	2.8		30	V ©	
CE "L" Voltage	9	V <sub>ML</sub>	$V_{FB} = 0.65 \text{ V}, V_{SS} = 6 \text{ V}$	0		1	V Ø	
CE "H" Current		I <sub>MH</sub>	$V_{IN} = V_{CE} = 30 \text{ V}, V_{FB} = 0.95 \text{ V}$	-0.1	ι 0.1 μA C		0	
CE "L" Current		I <sub>ML</sub>	$V_{IN}$ = 30 V, $V_{CE}$ 0 V, $V_{FB}$ = 0.95 V	-0.1		0.1	μA	0
Thermal Shutdo	own Temperature	T <sub>TSD</sub>			150		°C	2
Thermal Shutdo	Thermal Shutdown Hysteresis				25		°C	2

NOTE: Unless otherwise stated,  $V_{IN} = V_{CE} = 12 \text{ V}, V_{SYNC} = V_{SS} = 2 \text{ V}, L = 22 \mu\text{H}, C_{IN} = 10 \mu\text{F}, C_L = 47 \mu\text{F}, C_{SS} = 1 \mu\text{F}, R_{FB1} = 2 \text{ k}\Omega, R_{FB2} = 390 \Omega, R_{FB2} = 10 \mu\text{F}, R_{FB1} = 10$  $C_{FB} = 10 \text{ nF},$ 

1) Limited by minimum ON time of 0.22 µs

Determines inductor peak current value 2)

3) EFFI = {(output voltage × output current) / (input voltage × input current)}x100

 $V_{IN} - 3 \tilde{V}$  or 12 V whichever is lower 4)

 $V_{\text{IN}}$  voltage, at which  $L_{X}$  pin changes state from HIGH to LOW  $V_{\text{IN}}$  voltage, at which  $L_{X}$  pin changes state from LOW to HIGH 5)

6)

7) Time from CE = High until  $L_X$  pin oscillations start

CE pin voltage, at which Lx pin oscillations start 8)

CE pin voltage, at which L<sub>x</sub> pin oscillations stop 9)



# **PIN CONFIGURATION**



The dissipation pad for this IC should be solderplated for mounting strength and heat dissipation. Please refer to the reference mount pattern and metal masking. The dissipation pad should be connected to the GND (No. 6) pin.

# **PIN ASSIGNMENT**

PIN NUMBER	PIN NAME	FUNCTIONS
1	V <sub>IN</sub>	Power Input
2	CE	Chip Enable Input (Logic LOW – Standby, HIGH – Active) <sup>1)</sup>
3	SYNC	External CLK Synchronization Input (Logic LOW or HIGH – operates with internal clock frequency, CLK – Synchronized with External Clock) <sup>1)</sup>
4	FB	Feedback Signal Input
5	SS	Soft Start External Capacitor Connection
6	GND	Ground
7	BST	Bootstrap
8	L <sub>X</sub>	Switching Output

NOTE:

1) Do not leave the CE and MODE/SYNC pin open.

# BLOCK DIAGRAMS

IXD3270A



Internal diodes include an ESD protection and a parasitic diode



#### IXD3270B



Internal diodes include an ESD protection and a parasitic diode

### IXD3271A



Internal diodes include an ESD protection and a parasitic diode

### IXD3271B



Internal diodes include an ESD protection and a parasitic diode

# **BASIC OPERATION**

The IXD3270/IXD3271 converter consists of a Reference Voltage supply, Ramp Wave circuit, Error Amplifier, PWM Comparator, Phase Compensation circuit, N-channel switching transistor, Current Limiting circuit, Under-voltage Lockout (UVLO), internal power supply ( $V_L$ ), gate clamp (CLAMP), Thermal shutdown (TSD), Oscillator (OSC), Soft Start circuit, Control block, and other elements.

The error amplifier compares feedback voltage from the FB pin with the internal reference. The output signal, which is a multiplied and phase compensated difference between feedback and reference voltage, applies to the one input of PWM Comparator to turn switching transistor ON. The PWM Comparator compares this signal with the ramp wave to turn the switching transistor OFF.

These operations perform continuously to keep the output voltage stable.

The Current Limiting circuitry monitors switching transistor current during each pulse and modulates the output signal from the error amplifier creating a multi-feedback signal. This allows stabilize system and output voltage even when low ESR ceramic capacitors are used at the output.

The IC utilizes bootstrap architecture to generate voltage higher than the V<sub>IN</sub> to drive an N-channel MOS transistor as a Hi side driver.

### Reference voltage source

The reference voltage source provides the reference voltage to ensure stable output voltage of the DC/DC converter.

### Oscillator circuit

The Oscillator's frequency is fixed internally and can be selected as either 300 kHz or 500 kHz. Clock pulses generated by this circuit are used to produce ramp waveforms needed at PWM operation.

### Error amplifier

The Error Amplifier compares reference voltage with the feedback signal, which is an output voltage divided by the external resistive divider  $R_{FB1}$  and  $R_{FB2}$ . If a feedback signal is less than the reference voltage, the Error Amplifier's output voltage increases, increasing ON time of the switching transistor, which results in higher output voltage. The Error Amplifier output signal is internally phase compensated to optimize IC performance.

### Chip Enable

The IXD3270/IXD3271 can be forced into Standby Mode by applying LOW signal to the CE pin. The IC input current in the Standby Mode is less than 1 µA. HIGH-level signal applied to the CE pin resumes operation.

# **Current Limiting, Short Circuit protection**

The Current Limiting circuits of IXD3270/1B version combine both current limiting and short-circuit protection.



The Current Limiting circuit monitors current through N-channel switching transistor. When current goes above the circuit's threshold, the current limiting circuit activates and turns the switching transistor off (see partition 1 in the figure below). However, if this condition exists for a prolonged period of time, itresults in switching frequency drop and output voltage drop to about 90% of the regular value (partition 2).



When the Current Limiter active state releases, the output voltage and the switching frequency returns to the nominal value. However, if the output voltage continues falling further, the output current remains limited, the switching frequency lowers further, and controller enters the short-circuit state (partition 3). When the load becomes lighter than the short circuit state, the IC restarts automatically through soft-start to prevent over shoot.

### Integral Latch protection

When the current limiting state continues for a certain time, the Current Limiting circuit of the IXD3270/1C latches and stops the  $L_x$  pin in the HIGH-level state turning the switching transistor off.

To restart operation from the latch stop state, the CE pin should be triggered LOW/HIGH, or the  $V_{IN}$  pin voltage should be set for a short time below the UVLO detection voltage. The IXD3270/1C will restart through soft start mode to prevent output voltage overshoot.



### Thermal Shutdown

Thermal Shutdown circuitry monitors chip temperature to prevent the IC from damage. The Thermal Shutdown circuit starts operating when the chip's temperature reaches 150°C and turns off the N-channel MOSFET driver transistor. When the temperature drops to 125°C or less, the IC performs soft-start to resume normal operation.

### UVLO

When the  $V_{IN}$  pin voltage falls below 4.6 V, the switching transistor stops to prevent false pulse output due to instable operation of the internal circuits, and the  $L_X$  pin goes HIGH. When the  $V_{IN}$  pin voltage rises above 5.0 V, the UVLO function releases, the soft-start function activates, and switching resumes. Stopping by UVLO is not a shutdown, because only the pulse output is stopped, but the internal circuitries are active.



# SYNC function

When an external clock ( $\pm$  25% of the IXD3270/1 free running frequency and 25% - 75% duty cycle) is applied to the SYNC pin, the internal frequency synchronizes with the falling edge of the external clock and the IXD3270/IXD3271 enters PWM mode.

If the external clock stops either in high or low state for more than three periods, synchronization stops and the IXD3270/IXD3271 resumes operations with a free running frequency.

Switching from free running frequency to external synchronization

Switching from external synchronization to free running frequency



# TYPICAL APPLICATION CIRCUIT



# **EXTERNAL COMPONENTS**

### **Recommended Components**

COMPONENT	VALUE	PART NUMBER	MANUFACTURER
	15 µH	CLF12555-150M	
Inductor	22 µH	CLF12555-220M	TDK
Inductor	33 µH	CLF12555-3350M	
	20 µH	TCM 0840-200	Toho Zinc
Diode		CMS15	TOSHIBA
Capacitor C <sub>IN1</sub>	10 µF 50 V	GRM32ER71H106K	Murata
Capacitor C <sub>IN2</sub>	1 µF 50 V	GRM32ER71H101K	Mulata
	47 μF 10 V	GRM32ER71A476K	Murata
Capacitor $C_{L}^{1)}$	22 µF 25 V x 2	GRM32ER71E226K	Mulala
	47 μF 25 V	25SVP47M	Panasonic
Capacitor C <sub>SS</sub> <sup>2)</sup>	0.01 µF 10 V		
Capacitor C <sub>SYNC</sub> <sup>3)</sup>	1000 pF 10 V		
Capacitor C <sub>BST</sub>	1 μF 10 V		

1)  $C_{IN}$  capacitor consists of two of them connected in parallel, i.e. 10  $\mu$ F + 1  $\mu$ F capacitor.

2) C<sub>SS</sub> not required (SS pin OPEN), if the internal soft start used.

3) C<sub>SYNC</sub> not required (SYNC pin shorted to GND), if the external CLK synchronization function is not used.

# V<sub>OUT</sub> Setting

The 0.8 V reference voltage allows users to set the output voltage in a range of 1.2 V to 12 V by external resistive divider. Values of resistors  $R_{FB1}$  and  $R_{FB2}$  determine the output voltage, as given in the equation below.

$$V_{OUT} = \frac{0.8 x (R_{FB1} + R_{FB2})}{R_{FB2}}$$
$$R_{FB2} \le 15 \text{ k}\Omega$$

Adjust the value of the phase compensation capacitor  $C_{FB}$  using the following equation:

$$C_{FB} = \frac{1}{2\pi f_{zfh} R_{FB1}}$$

A target value  $f_{zfp} = \frac{1}{\pi \sqrt{c_L L}} = 10$  kHz is optimal to provide stable operations.

Example:

When  $R_{FB1} = 68 \text{ k}\Omega$ ,  $R_{FB2} = 13 \text{ k}\Omega$ ,  $V_{OUT} = 0.8 \times (68 \text{ k}\Omega + 13 \text{ k}\Omega) / 13 \text{ k}\Omega = 4.98 \text{ V}$ 

When  $f_{zfb}$  is set to 10.64 kHz using the above equation,  $C_{FB} = 1/(2 \times \pi \times 10.64 \text{ kHz} \times 68 \text{ k}\Omega) = 220 \text{pF}$ .

Lx ON time longer than 0.22  $\mu$ s (TYP.) required at a frequency of 300 kHz and 0.15  $\mu$ s (TYP.) at 500 kHz. If the dropout voltage is too large and the minimum Lx ON time is not satisfied, pulse skipping will occur and the output voltage will be not stable.

### Selecting Inductance value

Recommended inductance value depends on the switching frequency and output voltage, as shown below.

Switching Frequency	$1.2 \text{ V} \leq \text{V}_{\text{OUT}} < 6 \text{ V}$	$6 \text{ V} \leq \text{V}_{\text{out}} < 12 \text{ V}$
300 kHz	20 µH – 22 µH	33 µH
500 kHz	15 µH	20 µH – 22 µH

### Selecting C<sub>L</sub> Capacitor

A low ESR capacitor can be used as a load capacitor  $C_L$ ; however, if a ceramic capacitor is used, the IXD3270/IXD3271 output voltage is restricted to  $V_{OUT} = 2.5$  V or higher. If  $V_{OUT} < 2.5$  V is required, an OS-CON (conductive polymer aluminum solid electrolytic capacitor) is recommended. Select a capacitor with good temperature characteristics with respect to  $V_{OUT}$  and switching frequency, as shown in the table below.

Switching	VOUT < 2.5 V	VOUT ≥ 2.5 V	
Frequency	OS-CON	Ceramic	
200 kHz < 400 kHz	47 µF	22 µF x 2	
400 kHz ≤ 550 kHz	22 µF	22 µF	



# Soft-start function

The soft-start time determines time from the moment  $V_{CE}$  goes HIGH until the output voltage reaches 90% of the set value. The IXD3270/IXD3271 soft-start minimum value  $t_{SS1}$  is set internally to about  $t_{SS1} = 1.3$  ms at  $f_{OSC} = 300$  kHz and  $t_{SS1} = 0.7$  ms at  $f_{OSC} = 500$  kHz and it can be adjusted by an external capacitor connected between SS pin and ground. The soft-start time depends on the  $C_{SS}$  capacitance as

$$t_{SS2} = 1.08 \text{ x } C_{SS} / I_{SS}$$
, ms, where

 $C_{SS}$  is an external capacitance, nF,

 $I_{SS}$  = 0.72 µA (TYP) at  $f_{OSC}$  = 300 kHz, and  $I_{SS}$  = 1.2 µA (TYP) at  $f_{OSC}$  = 500 kHz  $f_{OSC}$  is an IXD3270/1 oscillation frequency.



Example:

If  $f_{OSC}$ = 300 kHz and  $C_{SS}$  = 10 nF, tss2 = 1.08 × 10/0.72 = 15 ms If  $f_{OSC}$ = 500 kHz and  $C_{SS}$  = 10 nF, tss2 = 1.08 ×10/1.2 = 9 ms

# LAYOUT AND USE CONSIDERATIONS

- 1. Place external components as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance. Pay special attention to the  $V_{IN}$  and GND wiring. Switching noise, which occurs from the GND, may cause the instability of the IC, so, position  $V_{IN}$  capacitors as close to IC as possible.
- 2. The absolute maximum ratings of the IC and external components should not be exceeded
- The IXD3270/IXD3271 is designed to work with ceramic output capacitors. We recommend capacitors with X7R or X5R ceramic.
- 4. A large difference between V<sub>IN</sub> and V<sub>OUT</sub> voltage, as well as high load current, increase inductor peak current, which may result in activation of the current limiting circuit and unstable IC operations. To avoid this condition, increase the inductor's value to set current below the current limiting circuit threshold. The following formula can be used to determine inductor peak current.

$$I_{LP} = \frac{(V_{IN} - V_{OUT})V_{OUT}}{2V_{IN}Lf_{OSC}} + I_{OUT}$$
, (A), where:

V<sub>IN</sub> – input voltage, V

 $V_{OUT}$  – output voltage, V L – Inductance, µH  $I_{OUT}$  – output current, A

- f. oscillation frequency
- 5. At large difference between V<sub>IN</sub> and V<sub>OUT</sub> voltage, the propagation delay time of internal signals could rampup the inductor current with staircase waveform exceeding the current limit.
- 6. Switching between continuous and discontinuous conduction modes may increase ripple voltage.
- 7. A ripple voltage may increase at light load due charging the C<sub>BST</sub> capacitor, and this is a normal condition.
- 8. The IC enters test mode when a 6 V external power supply is applied to the SS pin. Do not apply an external power supply to the SS pin at normal operations.
- 9. The IC operation becomes unstable below the minimum operating voltage.
- 10. The ambient electrical noise and quality of the circuit board may cause release from the current limiting mode. The latch time may lengthen as well, or latch operation may fail. Test sufficiently using the actual equipment.
- 11. When operation changes from free running frequency to external CLK synchronization, the output voltage may fluctuate. Examine this condition at system level.





**Recommended PCB layout** 

Circuit 2

Circuit ④

# **TEST CIRCUITS**

Circuit ①



Circuit ③





Circuit (5)



### External Components

 $C_{\text{IN}} = 10 \; \mu\text{F}, \; C_{\text{SS}} = 0.01 \; \mu\text{F}, \; C_{\text{L}} = 47 \; \mu\text{F}, \; C_{\text{BST}} = 1 \; \mu\text{F}, \; L = 22 \; \mu\text{H},$ 

CFB

=R<sub>FB2</sub>

§ R<sub>FΒ1</sub>



# **TYPICAL PERFORMANCE CHARACTERISTICS (IXD3270/1A)**

### (1) Efficiency vs. Output Current

#### IXD327xx083



#### IXD327xx083





#### IXD327xx085

L= 15  $\mu$ H, C<sub>IN</sub> =10  $\mu$ F, C<sub>L</sub>= 44  $\mu$ F, V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 1.8 V



#### IXD327xx085

L= 15  $\mu$ H, C<sub>IN</sub> =10  $\mu$ F, C<sub>L</sub>= 44  $\mu$ F, V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 5.0 V









IXD327xx083

L= 30  $\mu$ H, C<sub>IN</sub> =10  $\mu$ F, C<sub>L</sub>= 44  $\mu$ F, V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 12 V



IXD327xx085 L= 15  $\mu$ H, C<sub>IN</sub> =10  $\mu$ F, C<sub>L</sub>= 44  $\mu$ F, V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 5.0 V



#### IXD327xx085 L= 15 $\mu$ H, C<sub>IN</sub> =10 $\mu$ F, C<sub>L</sub>= 44 $\mu$ F, V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 12 V





### (2) Output Voltage vs. Output Current

#### IXD327xx083



#### IXD327xx083

L= 22  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_L$ = 44  $\mu F,\,V_{IN}$  = 24 V,  $V_{OUT}$  = 5.0 V



#### IXD327xx085

L= 15  $\mu H,~C_{IN}$  =10  $\mu F,~C_L$ = 44  $\mu F,~V_{IN}$  = 12 V,  $V_{OUT}$  = 1.8 V



#### IXD327xx085

L= 15  $\mu$ H, C<sub>IN</sub> =10  $\mu$ F, C<sub>L</sub>= 44  $\mu$ F, V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 5.0 V







#### IXD327xx083

L= 30  $\mu$ H, C<sub>IN</sub> =10  $\mu$ F, C<sub>L</sub>= 44  $\mu$ F, V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 12 V



#### IXD327xx085

L= 15  $\mu H,\,C_{\text{IN}}$  =10  $\mu F,\,C_{\text{L}}$ = 44  $\mu F,\,V_{\text{IN}}$  = 12 V,  $V_{\text{OUT}}$  = 5.0 V



#### IXD327xx085

L= 15  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_L$ = 44  $\mu F,\,V_{IN}$  = 24 V,  $V_{OUT}$  = 12 V





# (3) Ripple Voltage vs. Output Current



### (4) FB Voltage vs. Ambient Temperature IXD327xx08x

V<sub>IN</sub> = 12 V





IXD327xx083 V<sub>IN</sub> = 12 V





IXD327xx083 V<sub>IN</sub> = 30 V





(5) UVLO Voltage vs. Ambient Temperature IXD327xx08x





#### IXD327xx085 $V_{IN} = 12 V$









(8) Standby Current vs. Ambient Temperature





(10) Maximum Duty Cycle vs. Ambient Temperature

# IXD327xx08x



(12) CE "H" Voltage vs. Ambient Temperature IXD327xx08x



(14) Internal Soft start Time vs. Ambient Temperature

IXD327xx083





(9) L<sub>X</sub> Switch ON Resistance vs. Ambient Temperature IXD327xx08x



(11) PFM Switch Current vs. Ambient Temperature

**IXD327xx08x** V<sub>IN</sub> = 12 V



(13) CE "L" Voltage vs. C<sub>SS</sub> Value IXD327xx08x



**IXD327xx085** V<sub>IN</sub> = 12 V





### (15) External Soft Start Time vs. Ambient Temperature





# (16) Load Transient Response

#### IXD327xx083

L= 22  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_L$ = 44  $\mu F,\,V_{IN}$  = 12 V,  $V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 300 mA  $\rightarrow$  1 A



#### IXD327xx083

L= 22  $\mu H,~C_{IN}$  =10  $\mu F,~C_L$ = 44  $\mu F,~V_{IN}$  = 12 V,  $V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 1 A  $\rightarrow$  2 A

	1ms/div
V <sub>out</sub> : 500mV/div	
I <sub>out</sub> =1A→2A	

#### IXD327xx085

L= 15  $\mu H,~C_{IN}$  =10  $\mu F,~C_L$ = 44  $\mu F,~V_{IN}$  = 12 V,  $V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 300 mA  $\rightarrow$  1 A

	1ms/div
V <sub>out</sub> : 500mV/div	
I <sub>OUT</sub> =300mA→1A	4

#### **IXD327xx085** V<sub>IN</sub> = 12 V



### IXD327xx083

L= 22  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_{L}\text{=}$  44  $\mu F,\,V_{IN}$  = 12 V,  $V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 1 A  $\rightarrow$  300 mA

1ms/div
 V <sub>OUT</sub> : 500mV/div

#### IXD327xx083

L= 22  $\mu H,~C_{IN}$  =10  $\mu F,~C_L$ = 44  $\mu F,~V_{IN}$  = 12 V,  $V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 2 A  $\rightarrow$  1 A



#### IXD327xx085

L= 15  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_L$ = 44  $\mu F,\,V_{IN}$  = 12 V,  $V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 1 A  $\rightarrow$  300 mA





### (16) Load Transient Response (Continued)

#### IXD327xx085

L= 15  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_L$ = 44  $\mu F,\,V_{IN}$  = 12 V,  $V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 300 mA  $\rightarrow$  1 A



# (17) Rising Input Voltage Response Time IXD327xx083

L= 22  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_L$ = 44  $\mu F,\,V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 1 mA,  $V_{IN}$  = 0 V  $\,\rightarrow$  12 V



### IXD327xx085

L= 22 µH, C\_{IN} =10 µF, C\_L= 44 µF, V\_{OUT} = 5.0 V , I\_{OUT} = 1 mA, V<sub>IN</sub> = 0 V  $\rightarrow$  12 V

V <sub>IN</sub> : 0-	•12∨	1ms/div		
-	Vour: 2V/div	· · · · · · · · · · · ·		
	· (0)1 · · all			

#### IXD327xx083

L= 22  $\mu H,\, C_{IN}$  =10  $\mu F,\, C_L$ = 44  $\mu F,\, V_{IN}$  = 12 V,  $V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 2 A  $\rightarrow$  1 A



#### IXD327xx083

L= 22  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_{L}$ = 44  $\mu F,\,V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 1 mA,  $V_{IN}$  = 0 V  $\,\rightarrow$  24 V



### IXD327xx085

L= 22 µH, C\_{IN} =10 µF, C\_L= 44 µF, V\_{OUT} = 5.0 V , I\_{OUT} = 1 mA, V<sub>IN</sub> = 0 V  $\rightarrow$  24 V





### (18) Input Voltage Transient Response

#### IXD327xx083

L= 22  $\mu H,\,C_{IN}$  =10  $\mu F,\,C_L$ = 44  $\mu F,\,V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 1 A,  $V_{IN}$  = 12 V  $\,\rightarrow$  30 V



#### IXD327xx085

L= 22  $\mu H,~C_{IN}$  =10  $\mu F,~C_L$ = 44  $\mu F,~V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 1 A,  $V_{IN}$  = 12 V  $\rightarrow$  30 V



#### IXD327xx083





#### IXD327xx085

L= 22  $\mu H,~C_{IN}$  =10  $\mu F,~C_L$ = 44  $\mu F,~V_{OUT}$  = 5.0 V ,  $I_{OUT}$  = 1 A,  $V_{IN}$  = 30 V  $\rightarrow$  12 V



# **ORDERING INFORMATION**

IXD3270003466-7 PWM IXD3271003466-7 PWM/PFM Auto Switch mode

DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
0	Type of DC/DC Controller	A	Refer to Selection Guide
U	Type of DC/DC Controller	В	
23	Reference Voltage	08	Fixed 0.8 V
4	Oscillation Frequency	3	300 kHz
		5	500 kHz
56-2(*1)	Packages (Order Limit)	QR-G	SOP-8FD (1,000/Reel)

(\*1) The "-G" suffix denotes halogen and antimony free, as well as being fully ROHS compliant.

# **PRODUCT CLASSIFICATION**

TYPE	CURRENT LIMITER	LATCH PROTECTION	CHIP ENABLE	THERMAL SHUTDOWN	UVLO	SYNCHRONIZED WITH EXTERNAL CLOCK	SOFT START
А	Yes	Yes	Yes	Yes	Yes	Yes	Yes
В	Yes	No	No	Yes	Yes	Yes	No



# PACKAGE DRAWING AND DIMENSIONS

SOP-8FD (Units: mm)





SOP-8FD Reference Pattern Layout (Units: mm)







SOP-8FD Referencre Metal Mask Design (Units: mm)





# MARKING

# SOP-8FD

#### 

① Represents product series

MARK	PRODUCT SERIES
С	IXD3270xxxxx-G
D	IXD3271xxxxx-G

②Represents product types

MARK	PRODUCT SERIES	
А	IXD3270Axxxxx-G	
	IXD3271Axxxxx-G	
В	IXD3270Bxxxxx-G	
	IXD3271Bxxxxx-G	

③ Represents FB voltage and oscillation frequency

MARK	REFERENCE VOLTAGE, V	OSCILLATION FREQUENCY, kHz	PRODUCT SERIES
3	0.8	300	IXD3270x083xx-G
5		500	IXD3270x085xx-G
А		300	IXD3271x083xx-G
В		500	IXD3271x085xx-G

④⑤ Represents production lot number

01~09、0A~0Z、11~9Z、A1~A9、AA~AZ、B1~ZZ in order. (G, I, J, O, Q, and W excluded)



# **Customer Support**

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at <a href="http://support.zilog.com">http://support.zilog.com</a>. To learn more about this product, find additional documentation, or to discover other fac-ets about Zilog product offerings, please visit the Zilog Knowledge Base at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog Forum at <a href="http://zilog.com/kb">http://zilog.com/kb</a> or consider participating in the Zilog website at <a href="http://www.zilog.com">http://zilog.com</a>.

# Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

**LIFE SUPPORT POLICY** ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

**As used herein** Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

**Document Disclaimer** ©2015 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.