

18V Input Voltage Step-Down Synchronous DC/DC Converter

FEATURES

- Built-in transistors
- Operating Input Voltage Range: 4.5 V ~ 18.0 V
- Output Voltage Range Externally Set: 1.0 V 12 V
- Output Current: up to 2.2 A
- Reference Voltage: 0.8V ± 1.5%
- Oscillation Frequency: 500 kHz
- Maximum Duty Cycle: 79%
- **Soft Start:** 2.8 ms internal or set by external capacitor
- **Protection:** High and Low side Over-current, V_{OUT} and L_X short circuit protection, Undervoltage Lockout, and Thermal Shutdown
- Small Package: SOP-8FD

APPLICATION

- Digital home appliances
- Office automation equipment
- Car accessories power supplies
- Various portable equipment

DESCRIPTION

The IXD3248 IC is an 18 V PWM mode bootstrap synchronous step-down DC/DC converter with built-in N-channel driver transistors.

TYPICAL APPLICATION CIRCUIT



With an input voltage range from 4.5 V to 18 V and a maximum output current of 2.2 A, the IXD3248 is suitable for power supplies used in home appliances and car accessories.

The IXD3248 has a 0.8 V reference voltage that allows setting the output voltage from 1.0 V to 12 V by external resistors.

Small ceramic capacitors are required for IC normal operations.

The soft start time is internally set to 2.8 ms and it can be adjusted using the external capacitor.

Under Voltage Lockout (UVLO) forces internal driver transistors OFF when input voltage falls below 3.8 V typical.

The IXD3248 includes over current protection, V_{OUT} and L_X pin short-circuit protection, V_{OUT} overvoltage protection, and thermal shutdown.

The IXD3248 is available in SOP-8FD small package.

TYPICAL PERFORMANCE CHARACTERISTIC



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNITS
V _{IN} Pin Voltage	V _{IN}	- 0.3 ~ 20.0	V
EN Pin Voltage	V _{RB}	- 0.3 ~ 20.0	V
L _x Pin Voltage	V _{LX}	$-0.3 \sim V_{IN} \text{ or } +20.0^{1}$	V
BST Pin Voltage	V _{BST}	$V_L - 0.3 \sim V_L + 20; V_{LX} - 0.3 \sim V_{LX} + 5.5$	V
V _L Pin Voltage	VL	$-0.3 \sim V_{IN} + 0.3$ or $+5.5^2$	V
FB Pin Voltage	V _{FB}	- 0.3 ~ +5.5	V
SS Pin Voltage	V _{SS}	- 0.3 ~ +5.5	V
Lx Pin Current	I _{LX}	±5	А
V _L Pin Current	I _{VL}	85	mA
Power Dissipation	PD	300	mW
Operating Temperature Range	T _{OPR}	- 40 ~ + 105	D ₀
Storage Temperature Range	T _{STG}	- 50 ~ +125	°C

ELECTRICAL OPERATING CHARACTERISTICS

Unless otherwise specified, Ta = $25 \degree C$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	CIRCUIT
Input Voltage Range	V _{IN}	If $V_{IN} \le 7 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$; if $_{VIN} \ge 7 \text{ V}$, $V_{OUT} = 5 \text{ V}$	4.5	-	18.0	V	0
FB Voltage	V _{FB}	SS pin - open	0.788	0.800	0.812	V	2
FB Voltage Temperature Characteristics	$\frac{\Delta V_{FB}}{V_{FB} * \Delta t_{OPR}}$	$-40^{\circ}C \le T_{OPR} \le 105^{\circ}C$		±40		ppm/ºC	0
Maximum Output Current	I _{OUT_MAX}		2.2 ¹			А	0
Supply Current	Ι _Q	$V_{IN} = V_{EN} = 18 \text{ V}, V_{FB} = 0.9 \text{ V}$		0.76	1.1	mA	0
Standby Current	I _{STB}	V_{IN} = 18 V, V_{EN} = 0 V, V_{FB} = OPEN		38	51	μA	3
Oscillation Frequency	fosc	$V_{FB} = 0.7 \text{ V}, \text{ V}_{SS} = \text{OPEN}$	450	500	550	kHz	2
Maximum Duty Cycle Ratio	D _{MAX}	$V_{FB} = 0.7 \text{ V}, \text{ V}_{SS} = \text{OPEN}$	74	79	-	%	2
UVLO Detection Voltage	V _{UVLOD}	$V_{EN} = 2V, V_{FB} = 0.9 V^2$	3.50	3.80	4.45	V	4
UVLO Release Voltage	V _{UVLOR}	$V_{EN} = 2V, V_{FB} = 0.9 V^3$	3.55	3.90	4.50	V	4
Low Side Current Limit	I _{LIMLS}	V_{OUT} = 4.5 V (Forced), L _X pin Current	2.1			Α	Ø
Integral Protection Time (Type A)	t _{PRO}	$V_{FB} = 0.9 \text{ V}, \text{ I}_{LX} = \text{ I}_{\text{LIMLS}}^{4}$	0.4	1.1	1.8	ms	5
Internal Soft-Start Time	t _{ss}	$V_{IN} = 12 \text{ V}, V_{EN} = 2 \text{ V}, V_{FB} = 0.72 \text{ V}, V_{SS} = \text{OPEN}^5$		2.8		ms	2
SS pin Current	I _{SS}	$V_{SS} = 0, V_{LX} = V_{FB} = OPEN$	2	4	6	μA	6
SS Threshold Voltage	V _{SSTH}	$V_{FB} = 0.72 \text{ V}, V_{SS} = OPEN^{6}$	1.2	1.8	2.4	V	2
OVP Detection Voltage	V _{OVPD}	V_{FB} = Sweep 0.788 – 1.2 V, V_{SS} = OPEN		0.9	1.2	V	2
Efficiency ⁷	EFFI	V _{OUT} = 5 V, I _{OUT} = 0.7 A		93.8		%	8
L _x "H" ON Resistance	RLXH			0.12 ⁸		Ω	4
L _x "L" ON Resistance	R _{LXL}			0.12 ⁸		Ω	4
EN "H" Voltage ⁹	V _{ENH}	$V_{IN} = 12 \text{ V}, \text{ V}_{FB} = 0.9 \text{ V}$	1.4			V	4
EN "L" Voltage ¹⁰	V _{ENL}	$V_{IN} = 12 \text{ V}, \text{ V}_{FB} = 0.9 \text{ V}$			0.2	V	4
EN "H" Current	I _{ENH}	$V_{IN} = V_{EN} = 18 \text{ V}, V_{LX} = V_{FB} = V_{SS} = OPEN$		16	21	μA	6
EN "L" Current	I _{ENL}	$V_{IN} = 18 \text{ V}, V_{EN} = 0 \text{ V}, V_{LX} = V_{FB} = V_{SS} = OPEN$	-0.1		0.1	μA	6
FB "H" Current	I _{FBH}	$V_{IN} = 18 \text{ V}, V_{EN} = 0 \text{ V}, V_{FB} = 5 \text{ V}, V_{LX} = V_{SS} = OPEN$	-0.1		0.1	μA	6
FB "L" Current	I _{FBH}	$V_{IN} = 18 \text{ V}, V_{EN} = 0 \text{ V}, V_{FB} = 5 \text{ V}, V_{LX} = V_{SS} = OPEN$	-0.1		0.1	μA	6
L _x "L" Current	I _{LXH}	$V_{IN} = 18 \text{ V}, V_{EN} = V_{FB} = 0 \text{ V}, V_{LX} = V_{SS} = OPEN$	-0.1		0.1	μA	6
Thermal Shutdown Temperature	T _{TSD}			150		°C	
Thermal Shutdown Hysteresis	Т _н			25		⁰ C	
C _L Discharge Resistance	R _{CL}	$V_{IN} = 12 \text{ V}, V_{EN} = 0 \text{ V}, V_{LX} = 2 \text{ V}, V_{FB} = V_{SS} = OPEN$		300		Ω	6
CL Discharge Current	I _{CL}	V_{IN} = 12 V, V_{EN} = 0 V, V_{LX} = 12 V, V_{FB} = V_{SS} = OPEN		9		mA	6

ZILO G[®] Power Management ICs An IXYS Company

NOTE:

Unless otherwise stated, V_{IN} = V_{EN} = 12 V

- 1. Mount conditions affect heat dissipation. Maximum output current is not guaranteed, when Thermal Shutdown starts to operate earlier.
- 2. Voltage when V_L pin changes state from "L" to "H" level ("H" = 4.3 \sim 5 V, "L" = $-0.1 \sim 0.1$ V), when V_{IN} sweeps 3.5 V \rightarrow 4.5 V.
- 3. Voltage when V_L pin changes state from "H" to "L" level, when V_{IN} sweeps 4.5 V \rightarrow 3.5 V.
- 4. Time until SS pin changes state from "H" to "L" level
- 5. Time until oscillations appear at L_x pin
- 6. Voltage at SS pin, at which oscillations appear at L_X pin
- 7. EFFI = {[(output voltage)×(output current)] ÷ [(input voltage)×(input current)]} ×100
- 8. Design value
- 9. Voltage at EN pin, at which V_L pin changes state from "L" to "H"
- 10. Voltage at EN pin, at which V_L pin changes state from "H" to "L"

PIN CONFIGURATION



SOP-8FD (TOP VIEW) The dissipation pad for the SOP-8FD package should be solder-plated in recommended mount pattern and metal masking to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to the pin No.7 (GND).

PIN ASSIGNMENT

PIN NUMBER	PIN NAME	FUNCTIONS
1	V _{IN}	Power Input
2	EN	IC Enable (LOW – standby mode, HIGH – active state). Do not keep open.
3	SS	External Soft Start
4	FB	FB Voltage Monitor
5	VL	Internal Regulator Output
6	BST	Bootstrap
7	GND	Ground
8	Lx	Switching Output

BLOCK DIAGRAM



Internal diodes include an ESD protection and a parasitic diode



BASIC OPERATION

The IXD3248 controller contains an internal Reference Voltage Source, Ramp Wave Generator, Error Amplifier, PWM Comparator, Phase Compensation circuit, N-channel MOSFET Driver, Current Limiter, UVLO, Short circuit protection, Thermal Shutdown circuit, Over Voltage Protection, and other blocks (See the block diagram).

The Error Amplifier compares FB pin voltage with the internal reference voltage. The amplified difference between these two signals applies to the first input of the PWM Comparator, while ramp voltage from the Ramp Wave Generator applies to the second input. The resulting PWM pulse determines switching MOSFET's ON time. It goes through the Buffer and Driver, and it appears at the L_X pin to drive gate of the external switching MOSFET. This continuous process stabilizes output voltage.

The Current Feedback circuit monitors the N-channel MOSFET Driver transistors current at each switching cycle, and modulates output signal from the Error Amplifier to provide additional feedback. This guarantees a stable converter operation even with low ESR ceramic load capacitor.

Reference Voltage Source

The Reference Voltage Source provides the reference voltage to ensure stable output voltage of the DC/DC converter.

Ramp Wave Generator

The Ramp Wave Generator produces ramp waveform signal needed for PWM operation, and signals to synchronize all the internal circuits. It operates at an internally fixed 500 kHz frequency.

Error Amplifier

The Error Amplifier monitors output voltage through resistive divider connected to FB pin. If the output voltage falls below preset value, the FB pin voltage becomes less than internal reference voltage and the output voltage of the error amplifier increases. This results in wider PWM pulse and respectively longer ON time for switching MOSFET to increase output voltage. The gain and frequency characteristics of the error amplifier output are fixed internally to optimize IC performance.

Current Limiting

The Current Limiting circuit monitors the current that flows through the Low side and High side of the N-channel MOSFET Driver transistors, and when over-current is detected, the current limiting function activates.

Low side current limiting

The Low side driver current limiting prohibits the High side driver transistor from turning on in an over-current condition, when the inductor current is higher than the Low side driver current limit value I_{LIMLS} . It also reduces the switching frequency f_{OSC} to accommodate higher load. Normal operation resumes after the over-current condition clears.

High side driver current limiting + Low side driver current limiting

The High side driver current limiting function turns off the High side driver transistor when the inductor peak current reaches the High side driver current limit I_{LIMHS} . Because the Low side driver current limit is less than High side driver current limit (internally set), the Low side driver current limiting function also detects the over-current state at this time. Normal operation resumes after the over-current condition clears.

Over-current latch (Type A)

The IXD3248A controller turns off the High side and Low side driver transistors when either low or high side current limits exist for more than 1.1 ms typically. After that, the L_X pin internally forced to the ground to discharge load capacitor C_L and latched in this state; however, the internal circuitries of the IC continue to operate.

To restart the controller's operation after this condition, either EN pin should be toggled H - L - H, or V_{IN} pin voltage should be set below UVLO to resume operations from soft start.

To prevent malfunctions of the over-current latch like false triggering or delayed/not triggering at over-current condition, input capacitor C_{IN} should be as close to the IC as possible.

The IXD3248A controller automatically recovers after the over-current state clears.

Low side driver current limit value $I_{LIMLS} = 2.1 \text{ A} (MIN.)$

High side driver current limit value $I_{\text{LIMHS}} = 4.1 \text{ A}$ (TYP.)

ZILOG[®] Power Management ICs An IXYS Company



Thermal Shutdown

Thermal Shutdown circuitry monitors chip temperature to prevent IC from damage. The Thermal Shutdown circuit starts operating when the chip's temperature reaches 150° C and turns off the N-channel MOSFET driver transistors. After that, the L_X pin internally forced to the ground to discharge load capacitor C_L.

When the temperature drops to 125[°]C or less, the IC performs a soft-start to resume normal operation.

UVLO Circuit

If the V_{IN} voltage is or falls below 3.8 V, the N-channel MOSFET Driver transistors are OFF, and the L_X pin is internally forced to the ground to discharge load capacitor C_L. When the V_{IN} voltage becomes 3.9V or higher, the IC performs a soft-start and it resumes normal operation.

The soft-start initializes even when the V_{IN} voltage falls below the UVLO detect voltage for a very short time. The UVLO circuit does not cause a complete shutdown of the IC, but stops PWM pulses. Therefore, the internal circuitry remains in operation.

Bootstrap method

The bootstrap method is used to generate a voltage higher than the V_{IN} voltage to drive gate of the high side N-channel MOSFET Driver transistor.

The C_{BST} capacitor connected between the BST and LX pins charges to V_L voltage when the low side N-channel MOSFET Driver transistor is conducting, and it applies this voltage to BST pin in respect to the L_X pin to drive gate of high side MOSFET, when the low side transistor is off.

V_{OUT} short-circuit protection

The IXD3248A controller assumes that the output voltage V_{OUT} is shorted to GND if the FB pin voltage is less than 0.5 of the reference voltage and currents through high/low side transistors of the N-channel MOSFET Driver exceed limits. In this case, the IXD3248A controller turns off the High side and Low side driver transistors immediately, and forces the L_X pin to the ground to discharge load capacitor C_L, latching it in this state. However, the internal circuitries of the IC continue to operate.

To restart controller's operation after this condition, either EN pin should be toggled H - L - H, or V_{IN} pin voltage should be set below UVLO to resume operations from soft start.

LX short-circuit protection

If the LX pin shorted to GND when the High side driver transistor is on, it activates the **High side driver current limiting**, which turns High side transistor off and Low side transistor on. If Low side transistor current is low and does not activate **Low side driver current limiting**, an L_X short-circuit condition is detected, and both Low and High side transistors are turned off and latched in this state.

To restart the controller's operation after this condition, either the EN pin should be toggled H - L - H, or the V_{IN} pin voltage should be set below UVLO to resume operations from soft start.



V_{out} over-voltage protection

 V_{OUT} over-voltage protection activates when V_{OUT} overshoot occurs due to fast load changing from a heavy to a light one, and the FB voltage rises to 0.9 V or more. In this case, the High side driver transistor turns off immediately and the Low side transistor turns on. When the FB voltage falls to 0.8V or less, normal operation resumes at the next clock cycle.

C_L high-speed discharge function

When the IC enters standby mode due either EN pin set low, or activated protection, the output capacitor C_L discharges at high speed by the internal switch, connected between L_X and GND. This prevent from load malfunction due to C_L charge remained after the IC stops.

The C_L discharge time can be calculated from the equations shown below. Note that equations vary depending on the V_{OUT} voltage.

1) Output voltage $1V \le V_{OUT} \le 4 V$

In this case, load capacitance and discharge circuitry resistance, shown in the Electrical Operating Characteristic table, determine discharge time as

$$t = -\tau \ln \frac{V}{V_{OUT}}$$
, where:

t - Discharging time, s

 τ – Discharge circuitry time constant $\tau = C_L R_{DCHG}$, s

C_L – Load capacitance, F

 R_{DCHG} – discharge circuitry resistance shown in Electrical Operating Characteristic table, Ω V – Voltage remaining on C_L capacitor after discharge, V

2) Output voltage $4.1V \le V_{OUT} \le 12V$

In this case, discharge time is determined by constant current until $V_{OUT} = 4 V$, and by load capacitance and discharge circuitry resistance, shown in Electrical Operating Characteristic table, after $V_{OUT} < 4 V$.

$$t = \frac{C_L \times (V_{OUT} - 4)}{I_{DCHG}} - \tau \ln \frac{V}{4}$$
, where

t - Discharging time, s

 τ – Discharge circuitry time constant $\tau = C_L R_{DCHG}$, s

C_L – Load capacitance, F

 R_{DCHG} – discharge circuitry resistance shown in Electrical Operating Characteristic table, Ω I_{DCHG} - discharge current shown in Electrical Operating Characteristic table, A V – Voltage remaining on C_L capacitor after discharge, V

TYPICAL APPLICATION CIRCUIT



External Components
$$\begin{split} &C_{IN} = 20 \ \mu F - two \ 10 \ \mu F \ 25 \ V \ capacitors \ in \ parallel \\ &C_L = 44 \ \mu F - two \ 22 \ \mu F \ capacitors \ in \ parallel^{^{-1}} \\ &C_{BST} = 0.1 \ \mu F \ 10 \ V \\ &C_{VL} = 0.1 \ \mu F \ 10 \ V \\ &^{*1} - C_L \ rated \ voltage \ should \ be \ at \ least \ 1.5 \ x \ V_{OUT} \end{split}$$

EXTERNAL COMPONENTS

Recommended Inductors

VALUE	PART NUMBER	MANUFACTURER
10 µH	CLF1004T100N	TDK
6.8 µH	CLF7045T6R8N	TDK
4.5 µH	NR6045T4R5M	Taiyo Yuden
2.2 µH	NR6028T2R2N	Taiyo Yuden

Selecting Inductor

The IXD3248 is optimized for operation at inductor peak current in the range of 0.5 - 1 A. The inductor peak current value I_{LP} depends on input/output voltage and inductor's value:

$$I_{LP} = \frac{(V_{IN} - V_{OUT})V_{OUT}}{0.5V_{IN}L} + I_{OUT}$$
, (A), where:

 V_{IN} – input voltage, V V_{OUT} – output voltage, V L – inductance, µH I_{OUT} – output current, A

Examples of recommended inductor values are in the table below.

V _{IN} , V	V _{out} , V	L, µH	I _{LP} , A
5.0	1.0	2.2	0.73
5.0	2.5	3.3	0.78
12.0	3.3	6.8	0.7
12.0	5.0	6.8	0.86
18.0	5.0	10.0	0.72
18.0	12.0	10.0	0.80

Inductor value also determines the minimum output voltage as a function of minimum duty cycle: $V_{OUT} = V_{IN} \times D_{MIN}$. Minimum duty cycle vs. inductor value is shown in the table below.

L, µH	D _{MIN}
2.2	18
3.3	20
4.7	21
6.8	21
10	22

V_{OUT} Setting

The 0.8V reference voltage allows setting the output voltage in the range of 1.0 V to 12 V by external resistive divider. Values of resistors R_{FB1} and R_{FB2} determine the output voltage as given in the equation below.

$$V_{OUT} = \frac{0.8 \ x \ (R_{FB1} + R_{FB2})}{R_{FB2}}$$

 $R_{FB1} + R_{FB2} < 150 \mathrm{k}\Omega$



Adjust the value of the phase compensation capacitor C_{FB} so that $f_{zfp} = \frac{1}{2\pi C_{FB}R_{FB1}} \sim 7$ kHz to provide stable operations. Adjustments can be in the range from 5 kHz to 50 kHz depending on the value of inductance (L) and load capacitor (C_L).

Example

$$\begin{split} R_{FB1} &= 47 k \Omega, \ R_{FB2} = 15 \ k \Omega, \ V_{OUT} = 0.8 \ V \times (47 k \Omega + 15 k \Omega) \ / 15 k \Omega = 3.3 \ V \\ C_{FB} &= 470 p F, \ fz fb = 1 / \ (2 \pi \times 470 \ p F \times 47 \ k \Omega) = 7.2 \ k Hz \end{split}$$

External soft-start setting

Connect the external capacitor to the SS pin to increase soft start time above value set internally. After the EN pin is set High to start the IDX3248, SS pin starts sourcing current $I_{SS} = 4 \ \mu A$ to charge external capacitor. When the SS pin voltage goes above the SS threshold voltage $V_{SSTH} = 1.8 \ V$, the output voltage reaches about 90% of the set value.

External soft-start time can be calculated by using the following equation:

$$t_{SS} = V_{SSTH} \times C_{SS} / I_{SS}$$

Example

 $C_{SS} = 0.1 \mu F$, $t_{SS} = 1.8 V \times 0.1 \mu F / 4 \mu A \times 1000 = 45 ms$



LAYOUT AND USE CONSIDERATIONS

- Wire external components as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance. Please, pay special attention to the V_{IN} and GND wiring. Switching noise, which occurs from the GND, may cause the instability of the IC, so, position V_{IN} and V_L capacitors as close to IC as possible.
- The IXD3248 is designed to work with ceramic output capacitors. We recommend capacitors with X7R or X5R ceramic.
- 3. This IC monitors peak inductor current using Low/High side current limiting circuits. However, this current depends on the difference between the input and output voltage, as well as the inductor's value. Therefore, in some cases, current limiting may activates too early and cause operation to become unstable, or limit current below maximum value. Pay attention to choose correct inductor value depend on input/output voltage and required load.
- 4. V_{OUT} voltage drop conveys directly to the FB pin through C_{FB}. When a sharp load fluctuation occurs, the short-circuit protection may activate even at FB pin voltage higher than 0.5V_{REF}. The IXD3248A controller will latch at this condition; therefore, we recommend use of the IXD3248B controller, if fast fluctuations in load are expected.
- The VL pin is the output of the internal regulator optimized to supply power for internal IC circuitry. Connect an external capacitor C_{VL} to the V_L pin for stable operation. Do not use the V_L pin to power external circuitry.
- 6. The IXD3248 may become unstable at input voltage below minimum operating range.

TEST CIRCUITS

Circuit ①



$$\begin{split} &C_{\text{IN}} = 20 \; \mu\text{F} \; (2 \; x \; 10 \; \mu\text{F} \; \text{in parallel}) \\ &C_{\text{L}} = 44 \; \mu\text{F} \; (2 \; x \; 22 \; \mu\text{F} \; \text{in parallel}) \\ &C_{\text{VL}} = 0.1 \; \mu\text{F} \; \text{C}_{\text{BST}} = 0.1 \; \mu\text{F} \\ &\text{Setup for } V_{\text{OUT}} = 3.3 \; \text{V} \\ &L = 6.8 \; \mu\text{H}, \; \text{R}_{\text{FB1}} = 47 \; \text{k}\Omega, \; \text{R}_{\text{FB2}} = 15 \; \text{k}\Omega, \\ &C_{\text{FB}} = 470 \; \text{pF} \\ &\text{Setup for } V_{\text{OUT}} = 5.0 \; \text{V} \\ &L = 6.8 \; \mu\text{H}, \; \text{R}_{\text{FB1}} = 43 \; \text{k}\Omega, \; \text{R}_{\text{FB2}} = 8.2 \; \text{k}\Omega, \; \text{C}_{\text{FB}} = 470 \; \text{pF} \end{split}$$

Circuit @

Circuit ③



 R_L = 300 Ω Circuit ④



Circuit 6



Circuit ®





Circuit (5)



Circuit ⑦



Zilog[®] Power Management ICs An IXYS Company

TYPICAL PERFORMANCE CHARACTERISTICS

(1) Efficiency vs. Output Current

L= 6.8 $\mu H,~C_{IN}$ =20 $\mu F,~C_L$ = 44 $\mu F,~V_{IN}$ = 12 V, V_{OUT} = 3.3 V







(2) Output Voltage vs. Output Current





L= 4,5 $\mu H,~C_{\text{IN}}$ =20 $\mu F,~C_{\text{L}}\text{=}$ 44 $\mu F,~V_{\text{IN}}$ = 9 V, V_{OUT} = 4 V





L= 2.2 $\mu H,~C_{\text{IN}}$ =20 $\mu F,~C_{\text{L}}$ = 44 $\mu F,~V_{\text{IN}}$ = 5 V, V_{OUT} = 1 V



L= 6.8 $\mu H,\,C_{IN}$ =20 $\mu F,\,C_{L}$ = 44 $\mu F,\,V_{IN}$ = 12 V, V_{OUT} = 5 V



L= 2.2 $\mu H,~C_{IN}$ =20 $\mu F,~C_{L}$ = 44 $\mu F,~V_{IN}$ = 5 V, V_{OUT} = 1 V



Power Management ICs

An IXYS Company

Product Specification IXD3248

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(3) Ripple Voltage vs. Output Current



(6) Oscillation Frequency vs. Ambient Temperature





(5) UVLO Voltage vs. Ambient Temperature







Power Management ICs

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Standby Current vs. Ambient Temparature

An IXYS Company



(10) L_X "L" Current vs. Ambient Temperature



(12) EN "H" Voltage vs. Ambient Temperature



(14) Internal Soft Start Time vs. Ambient Temperature



(9) L_X "L" ON Resistance vs. Ambient Temperature



(11) L_X "H" Current vs. Ambient Temperature



(13) EN "L" Voltage vs. Ambient Temperature



(15) SS Terminal Current vs. Ambient Temperature



101 Power Management ICs An IXYS Company

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(16) SS Terminal Voltage vs. Ambient Temperature



(17) Load Transient Response

 I_{LOAD} = 0 mA \rightarrow 1000 mA L= 6.8 $\mu H,\,C_{IN}$ =20 $\mu F,\,C_L$ = 44 $\mu F,\,V_{IN}$ = 12 V, V_{OUT} = 3.3 V



 I_{LOAD} = 0 mA \rightarrow 1000 mA L= 4,5 $\mu H,~C_{IN}$ =20 $\mu F,~C_L$ = 44 $\mu F,~V_{IN}$ = 9 V, V_{OUT} = 4 V

50µs/div
 V _{OUT} : 500mV/div
I _{out} =No Load→1000mA

I_{LOAD} = 0 mA \rightarrow 1000 mA L= 2.2 $\mu H,\,C_{IN}$ =20 $\mu F,\,C_L$ = 44 $\mu F,\,V_{IN}$ = 5 V, V_{OUT} = 1 V

50µs/div
V _{OUT} : 500mV/div
I _{out} =No Load→1000mA

 I_{LOAD} = 1000 mA \rightarrow 0 mA L= 6.8 $\mu H,~C_{IN}$ =20 $\mu F,~C_L=$ 44 $\mu F,~V_{IN}$ = 12 V, V_{OUT} = 3.3 V



 I_{LOAD} = 1000 mA \rightarrow 0 mA L= 4,5 $\mu H,~C_{IN}$ =20 $\mu F,~C_{L}$ = 44 $\mu F,~V_{IN}$ = 9 V, V_{OUT} = 4 V



$$\begin{split} I_{LOAD} &= 1000 \text{ mA} \rightarrow 0 \text{ mA} \\ L &= 2.2 \text{ } \mu\text{H}, \text{ } C_{IN} = 20 \text{ } \mu\text{F}, \text{ } C_L &= 44 \text{ } \mu\text{F}, \text{ } V_{IN} = 5 \text{ } \text{V}, \text{ } V_{OUT} = 1 \text{ } \text{V} \end{split}$$



ORDERING INFORMATION

IXD3248123456-7

DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION		
	Type of DC/DC Controller	А	Poter to Selection Cuide		
U	Type of DC/DC Controller	В	Refer to Selection Guide		
23	Feedback Voltage	08	Feedback Voltage (Fixed) 0.8 V		
4	Oscillation Frequency	5	500kHz		
\$6-7*	Packages (Order Limit)	QR-G	SOP-8FD (1,000/Reel)		

(*) The "-G" suffix denotes halogen and antimony free, as well as being fully ROHS compliant.

PRODUCT CLASSIFICATION

Туре	CURRENT LIMITER	LATCH AT CURRENT LIMITER	LATCH IF V _{out} SHORT	LATCH IF L _x SHORT ²	ENABLE	UVLO	C _L AUTO DISCHARGE	THERMAL SHUTDOWN
А	Yes	Yes ¹	Yes	Yes	Yes	Yes	Yes	Yes
В	Yes	No	No	Yes	Yes	Yes	Yes	Yes

 The over-current protection latch is an integral latch type.
 To prevent an extremely large current from flowing in the event that Lx is short-circuited, both the A & B types have an Lx short protection latch function.



PACKAGE DRAWING AND DIMENSIONS

SOP-8FD (Units: mm)









SOP-8FD Reference Pattern Layout (Units: mm)



SOP-8FD Referencre Metal Mask Design (Units: mm)





MARKING SOP-8FD



① represents product series					
MARK	PRODUCT SERIES				
В	IXD3248xxxxxx-G				

 Product types

 MARK
 PRODUCT SERIES

 A
 IXD3248Axxxx-G

 B
 IXD3248Bxxxx-G

③ represents FB voltage and oscillation frequency

MARK	REFERENCE VOLTAGE, V	OSCILLATION FREQUENCY, kHz	PRODUCT SERIES
5	0.8	500	IXD32487x085xx-G

Interpretent and Interpretent Action Inter Interpretent Action Interpretent Action Interpretent Action Interpretent Interpretent Action Inter

01 \sim 09、0A \sim 0Z、11 \sim 9Z、A1 \sim A9、AA \sim AZ、B1 \sim ZZ in order. (G, I, J, O, Q, and W excluded)



Customer Support

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at http://support.zilog.com. To learn more about this product, find additional documentation, or to discover other fac-ets about Zilog product offerings, please visit the Zilog Knowledge Base at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/kb or consider participating in the Zilog website at http://zilog.com.

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer ©2015 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.